{"id":"https://openalex.org/W4387677253","doi":"https://doi.org/10.1109/icosec58147.2023.10276043","title":"High-Performance Digital Signal Processing Circuit Design and Analysis for Wireless Communication Systems","display_name":"High-Performance Digital Signal Processing Circuit Design and Analysis for Wireless Communication Systems","publication_year":2023,"publication_date":"2023-09-20","ids":{"openalex":"https://openalex.org/W4387677253","doi":"https://doi.org/10.1109/icosec58147.2023.10276043"},"language":"en","primary_location":{"id":"doi:10.1109/icosec58147.2023.10276043","doi":"https://doi.org/10.1109/icosec58147.2023.10276043","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icosec58147.2023.10276043","pdf_url":null,"source":{"id":"https://openalex.org/S4306498765","display_name":"International Conference on Smart Electronics and Communication (ICOSEC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 4th International Conference on Smart Electronics and Communication (ICOSEC)","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W4387677253"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109344086","display_name":"Kanika Kanika","orcid":"https://orcid.org/0009-0009-6454-0405","observed_orcids":["https://orcid.org/0009-0009-6454-0405"]},"institutions":[{"id":"https://openalex.org/I145286018","display_name":"SRM Institute of Science and Technology","ror":"https://ror.org/050113w36","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanika","raw_affiliation_strings":["SRM Institute of Science and Technology,Department of Computer Science and Engineering,Ghaziabad,Uttar Pradesh,India,201204"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SRM Institute of Science and Technology,Department of Computer Science and Engineering,Ghaziabad,Uttar Pradesh,India,201204","institution_ids":["https://openalex.org/I145286018"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087600280","display_name":"Ravi Shankar","orcid":"https://orcid.org/0000-0001-8724-593X","observed_orcids":["https://orcid.org/0000-0001-8724-593X","https://orcid.org/0000-0002-2748-9219"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Shankar","raw_affiliation_strings":["Kongunadu College of Engineering and Technology,Department of Electrical and Electronic Engineering,Thottiam,India,621215"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kongunadu College of Engineering and Technology,Department of Electrical and Electronic Engineering,Thottiam,India,621215","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035096567","display_name":"R. Eswaramoorthi","orcid":"https://orcid.org/0000-0001-9420-0086","observed_orcids":["https://orcid.org/0000-0001-9420-0086","https://orcid.org/0009-0006-0858-3142"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Eswaramoorthi","raw_affiliation_strings":["K S R College of Engineering (Autonomous),Department of Electronics and Communication Engineering,Namakal,Tamil Nadu,India,637215"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"K S R College of Engineering (Autonomous),Department of Electronics and Communication Engineering,Namakal,Tamil Nadu,India,637215","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041093975","display_name":"J. Joselin Jeya Sheela","orcid":"https://orcid.org/0000-0002-3046-9470","observed_orcids":["https://orcid.org/0000-0002-3046-9470","https://orcid.org/0000-0002-7708-2118"]},"institutions":[{"id":"https://openalex.org/I85461943","display_name":"Saveetha University","ror":"https://ror.org/0034me914","country_code":"IN","type":"education","lineage":["https://openalex.org/I85461943"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Joselin Jeya Sheela","raw_affiliation_strings":["Saveetha School of Engineering,Department of Electronics and Communication Engineering,Chennai,Tamil Nadu,India,602105"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Saveetha School of Engineering,Department of Electronics and Communication Engineering,Chennai,Tamil Nadu,India,602105","institution_ids":["https://openalex.org/I85461943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074008112","display_name":"Ashish Suri","orcid":"https://orcid.org/0000-0003-0216-1310","observed_orcids":["https://orcid.org/0000-0003-0216-1310"]},"institutions":[{"id":"https://openalex.org/I59179055","display_name":"Shri Mata Vaishno Devi University","ror":"https://ror.org/036x6w630","country_code":"IN","type":"education","lineage":["https://openalex.org/I59179055"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashish Suri","raw_affiliation_strings":["School of Electronics and Communication Engineering, Shri Mata Vaishno Devi University,Katra,Jammu and Kashmir,India,182320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Shri Mata Vaishno Devi University,Katra,Jammu and Kashmir,India,182320","institution_ids":["https://openalex.org/I59179055"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093073256","display_name":"N. Vellachi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Vellachi","raw_affiliation_strings":["PSNA College of Engineering and Technology (Autonomous),Department of Physics,Dindigul,Tamil Nadu,India,624622"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PSNA College of Engineering and Technology (Autonomous),Department of Physics,Dindigul,Tamil Nadu,India,624622","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3488,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54360967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"495","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.2484000027179718,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.2484000027179718,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.1615000069141388,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.156700000166893,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.9229999780654907},{"id":"https://openalex.org/keywords/wireless-communication","display_name":"wireless communication","score":0.9409999847412109},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"support vector machine","score":0.9110000133514404},{"id":"https://openalex.org/keywords/convolutional-neural-networks","display_name":"convolutional neural networks","score":0.9670000076293945},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7360000014305115},{"id":"https://openalex.org/keywords/asic-implementation","display_name":"ASIC implementation","score":0.7089999914169312},{"id":"https://openalex.org/keywords/dsp-processors","display_name":"DSP processors","score":0.48500001430511475},{"id":"https://openalex.org/keywords/power-consumption","display_name":"power consumption","score":0.625},{"id":"https://openalex.org/keywords/area-optimization","display_name":"area optimization","score":0.675000011920929},{"id":"https://openalex.org/keywords/performance-evaluation","display_name":"performance evaluation","score":0.5820000171661377}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7996664047241211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7263941168785095},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6072815656661987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5106778740882874},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.50252366065979},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4671430289745331},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4632747173309326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4234151840209961}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icosec58147.2023.10276043","doi":"https://doi.org/10.1109/icosec58147.2023.10276043","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icosec58147.2023.10276043","pdf_url":null,"source":{"id":"https://openalex.org/S4306498765","display_name":"International Conference on Smart Electronics and Communication (ICOSEC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 4th International Conference on Smart Electronics and Communication (ICOSEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W103546617","https://openalex.org/W1566916904","https://openalex.org/W1595854705","https://openalex.org/W1597620877","https://openalex.org/W1599994156","https://openalex.org/W1964589762","https://openalex.org/W2054122831","https://openalex.org/W2062327827","https://openalex.org/W2099126831","https://openalex.org/W2102650020","https://openalex.org/W2108537242","https://openalex.org/W2110144707","https://openalex.org/W2726259538","https://openalex.org/W3034046333"],"related_works":["https://openalex.org/W7216412262","https://openalex.org/W4407317055","https://openalex.org/W7140170694","https://openalex.org/W4409588301","https://openalex.org/W7154455642","https://openalex.org/W7125276043","https://openalex.org/W4411947426","https://openalex.org/W593092793","https://openalex.org/W7143398604","https://openalex.org/W2186459110"],"abstract_inverted_index":{"DSP":[0,21,47,95,174,223],"circuits":[1,22,48],"are":[2],"used":[3,87],"to":[4,30,50,88,131,147,163],"perform":[5],"various":[6,104],"signal":[7,38,198],"processing":[8],"tasks,":[9],"such":[10,107],"as":[11,25,108],"filtering,":[12],"modulation,":[13],"demodulation,":[14],"and":[15,35,58,78,92,117,127,142,151,158,177,195,213,216,225],"encoding.":[16],"The":[17,200],"demand":[18,192],"for":[19,179,188,193],"high-performance":[20,46,173],"is":[23,49,70,186],"increasing":[24],"wireless":[26,180],"communication":[27,181],"systems":[28,182],"continue":[29],"evolve":[31],"into":[32],"a":[33,65,71,160,218],"faster":[34,194],"more":[36,196],"efficient":[37,197],"processing.":[39,199],"One":[40],"of":[41,73,94,144,221],"the":[42,52,90,129,133,139,145,149,168,190],"challenges":[43],"in":[44],"designing":[45,126],"balance":[51],"trade-offs":[53],"between":[54],"power":[55,152],"consumption,":[56],"performance,":[57],"area":[59,150],"utilization.":[60],"Here,":[61],"this":[62],"study":[63],"proposes":[64],"novel":[66,184],"algorithmic":[67],"approach,":[68],"which":[69],"combination":[72],"Support":[74],"Vector":[75],"Machine":[76],"(SVM)":[77],"Convolutional":[79],"Neural":[80],"Network":[81],"(CNN).":[82],"Novel":[83],"algorithms":[84,98,185],"can":[85,99],"be":[86,100],"improve":[89],"efficiency":[91],"speed":[93],"circuits.":[96],"These":[97],"implemented":[101],"by":[102],"using":[103,183],"hardware":[105,211,226],"architectures,":[106],"Digital":[109],"Signal":[110],"Processors":[111],"(DSPs),":[112],"Application-Specific":[113],"Integrated":[114],"Circuits":[115],"(ASICs),":[116],"Field":[118],"Programmable":[119],"Gate":[120],"Arrays":[121],"(FPGAs).":[122],"Hardware":[123],"implementation":[124],"involves":[125,137,156,203],"optimizing":[128,138],"circuitry":[130],"implement":[132],"selected":[134],"architecture.":[135],"This":[136],"layout,":[140],"routing,":[141],"placement":[143],"components":[146],"minimize":[148],"consumption.":[153],"Performance":[154],"evaluation":[155],"testing":[157],"measuring":[159],"circuit's":[161],"performance":[162,214],"ensure":[164],"that":[165],"it":[166],"meets":[167],"design":[169,176,201],"specifications.":[170],"In":[171],"conclusion,":[172],"circuit":[175],"analysis":[178],"essential":[187],"meeting":[189],"ever-increasing":[191],"process":[202],"several":[204],"stages,":[205],"including":[206],"algorithm":[207],"design,":[208],"architectural":[209],"selection,":[210],"implementation,":[212],"evaluation,":[215],"requires":[217],"deep":[219],"understanding":[220],"both":[222],"theory":[224],"design.":[227]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2023-10-17T00:00:00"}