{"id":"https://openalex.org/W4387429140","doi":"https://doi.org/10.1080/21681724.2023.2267206","title":"Single source multi gain 7-level switched-capacitor inverter topology with reduce device count","display_name":"Single source multi gain 7-level switched-capacitor inverter topology with reduce device count","publication_year":2023,"publication_date":"2023-10-07","ids":{"openalex":"https://openalex.org/W4387429140","doi":"https://doi.org/10.1080/21681724.2023.2267206"},"language":"en","primary_location":{"id":"doi:10.1080/21681724.2023.2267206","doi":"https://doi.org/10.1080/21681724.2023.2267206","is_oa":false,"landing_page_url":"https://doi.org/10.1080/21681724.2023.2267206","pdf_url":null,"source":{"id":"https://openalex.org/S2764407223","display_name":"International Journal of Electronics Letters","issn_l":"2168-1724","issn":["2168-1724","2168-1732"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics Letters","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022998875","display_name":"Kasinath Jena","orcid":"https://orcid.org/0000-0001-6669-0874","observed_orcids":["https://orcid.org/0000-0001-6669-0874"]},"institutions":[{"id":"https://openalex.org/I4404532891","display_name":"Arka Jain University","ror":"https://ror.org/02fgksf31","country_code":"IN","type":"education","lineage":["https://openalex.org/I4404532891"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kasinath Jena","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, ARKA JAIN University, Jharkhand, India"],"raw_orcid":"https://orcid.org/0000-0002-0856-9395","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, ARKA JAIN University, Jharkhand, India","institution_ids":["https://openalex.org/I4404532891"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025127173","display_name":"Dhananjay Kumar","orcid":"https://orcid.org/0000-0002-0856-9395","observed_orcids":["https://orcid.org/0000-0002-0856-9395"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dhananjay Kumar","raw_affiliation_strings":["Department of Electrical Engineering, Government Engineering College, Siwan, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Government Engineering College, Siwan, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ashutosh Kumar Singh","orcid":"https://orcid.org/0009-0006-4110-932X","observed_orcids":["https://orcid.org/0009-0006-4110-932X"]},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashutosh Kumar Singh","raw_affiliation_strings":["Department of Electrical Engineering, National Institute of Technology Patna, Bihar, India"],"raw_orcid":"https://orcid.org/0009-0006-4110-932X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Institute of Technology Patna, Bihar, India","institution_ids":["https://openalex.org/I11793825"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077566763","display_name":"Prashant Singh Rathore","orcid":"https://orcid.org/0009-0006-4110-932X","observed_orcids":["https://orcid.org/0009-0006-4110-932X"]},"institutions":[{"id":"https://openalex.org/I115715567","display_name":"Birla Institute of Technology, Mesra","ror":"https://ror.org/028vtqb15","country_code":"IN","type":"education","lineage":["https://openalex.org/I115715567"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashant Singh Rathore","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Birla Institute of Technology Mesra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Birla Institute of Technology Mesra, India","institution_ids":["https://openalex.org/I115715567"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049429078","display_name":"Deepak Verma","orcid":"https://orcid.org/0000-0002-9542-6113","observed_orcids":["https://orcid.org/0000-0002-9542-6113"]},"institutions":[{"id":"https://openalex.org/I115715567","display_name":"Birla Institute of Technology, Mesra","ror":"https://ror.org/028vtqb15","country_code":"IN","type":"education","lineage":["https://openalex.org/I115715567"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepak Verma","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Birla Institute of Technology Mesra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Birla Institute of Technology Mesra, India","institution_ids":["https://openalex.org/I115715567"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022998875"],"corresponding_institution_ids":["https://openalex.org/I4404532891"],"apc_list":null,"apc_paid":null,"fwci":0.2138,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.36608443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"12","issue":"3","first_page":"256","last_page":"269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/switched-capacitor-inverter","display_name":"switched-capacitor inverter","score":0.9940000176429749},{"id":"https://openalex.org/keywords/multilevel-inverter","display_name":"multilevel inverter","score":0.8100000023841858},{"id":"https://openalex.org/keywords/reduced-device-count","display_name":"reduced device count","score":0.6890000104904175},{"id":"https://openalex.org/keywords/capacitor-voltage-balancing","display_name":"capacitor voltage balancing","score":0.9549999833106995},{"id":"https://openalex.org/keywords/multicarrier-pwm","display_name":"multicarrier PWM","score":0.8500000238418579},{"id":"https://openalex.org/keywords/voltage-stress-reduction","display_name":"voltage stress reduction","score":0.718999981880188},{"id":"https://openalex.org/keywords/inverter-topology","display_name":"inverter topology","score":0.75}],"concepts":[{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.7697228789329529},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7330470085144043},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6633375883102417},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6087803244590759},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5977727770805359},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5774818658828735},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5600956678390503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47819259762763977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.462126225233078},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3448197543621063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32290828227996826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30910784006118774},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2742016315460205},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.058062463998794556},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/21681724.2023.2267206","doi":"https://doi.org/10.1080/21681724.2023.2267206","is_oa":false,"landing_page_url":"https://doi.org/10.1080/21681724.2023.2267206","pdf_url":null,"source":{"id":"https://openalex.org/S2764407223","display_name":"International Journal of Electronics Letters","issn_l":"2168-1724","issn":["2168-1724","2168-1732"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1988224651","https://openalex.org/W1988689872","https://openalex.org/W2083048944","https://openalex.org/W2091902470","https://openalex.org/W2139772385","https://openalex.org/W2154462533","https://openalex.org/W2588489920","https://openalex.org/W2807575434","https://openalex.org/W2910190447","https://openalex.org/W2914390153","https://openalex.org/W2922345357","https://openalex.org/W2966132340","https://openalex.org/W2991375613","https://openalex.org/W2998494509","https://openalex.org/W4224249029"],"related_works":["https://openalex.org/W3202362262","https://openalex.org/W4409884834","https://openalex.org/W4416726781","https://openalex.org/W4280579673","https://openalex.org/W4280539161","https://openalex.org/W4417034140","https://openalex.org/W4292641397","https://openalex.org/W7214063177","https://openalex.org/W3130163354","https://openalex.org/W4410311391"],"abstract_inverted_index":{"A":[0,60],"new":[1],"multi":[2],"gain":[3],"SC":[4],"inverter":[5],"topology":[6,106],"with":[7,89],"fewer":[8],"switching":[9,75],"components":[10],"and":[11,24,52,110,118],"lower":[12],"voltage":[13,31],"stress":[14],"is":[15,70],"presented":[16,95],"in":[17,58,116],"this":[18,101],"paper.":[19],"It":[20],"comprises":[21],"eight":[22],"switches":[23],"two":[25],"capacitors,":[26],"which":[27],"raise":[28],"the":[29,35,74,79,82,98,104],"output":[30],"by":[32],"three":[33],"times":[34],"supply":[36],"voltage.":[37],"The":[38,48],"capacitors":[39],"voltages":[40],"are":[41,56],"automatically":[42],"balanced":[43],"to":[44,72,96],"ensure":[45],"proper":[46],"operation.":[47],"circuit":[49],"constructional,":[50],"operation,":[51],"parameter":[53],"optimisation":[54],"techniques":[55],"discussed":[57],"details.":[59],"simple":[61],"logic-based":[62],"multicarrier":[63],"Level":[64],"Shift":[65],"Pulse":[66],"Width":[67],"Modulation":[68],"(LS-PWM)":[69],"employed":[71],"control":[73,83],"operation":[76],"that":[77],"reduces":[78],"complexity":[80],"of":[81,100],"circuit.":[84],"Furthermore,":[85],"a":[86],"comparative":[87],"analysis":[88],"other":[90],"recent":[91],"topologies":[92],"has":[93],"been":[94,113],"demonstrate":[97],"virtues":[99],"approach.":[102],"Finally,":[103],"proposed":[105],"(PT)":[107],"verification,":[108],"feasibility,":[109],"effectiveness":[111],"have":[112],"demonstrated":[114],"both":[115],"simulation":[117],"experimentation.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2023-10-08T00:00:00"}