{"id":"https://openalex.org/W4386970481","doi":"https://doi.org/10.1109/iceccme57830.2023.10252205","title":"Exploring the implementation of LSTM inference on FPGA","display_name":"Exploring the implementation of LSTM inference on FPGA","publication_year":2023,"publication_date":"2023-07-19","ids":{"openalex":"https://openalex.org/W4386970481","doi":"https://doi.org/10.1109/iceccme57830.2023.10252205"},"language":"en","primary_location":{"id":"doi:10.1109/iceccme57830.2023.10252205","doi":"https://doi.org/10.1109/iceccme57830.2023.10252205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceccme57830.2023.10252205","pdf_url":null,"source":{"id":"https://openalex.org/S4363607770","display_name":"International Conference on Electrical, Computer, Communications and Mechatronics Engineering (ICECCME)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 3rd International Conference on Electrical, Computer, Communications and Mechatronics Engineering (ICECCME)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Manuel L. Gonz\u00e1lez","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210113112","display_name":"ITCL Technology Centre","ror":"https://ror.org/01f3b0g09","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210113112"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel L. Gonz\u00e1lez","raw_affiliation_strings":["ITCL, Burgos, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITCL, Burgos, Spain","institution_ids":["https://openalex.org/I4210113112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086448782","display_name":"Randy Lozada","orcid":"https://orcid.org/0000-0003-3697-1805","observed_orcids":["https://orcid.org/0000-0003-3697-1805"]},"institutions":[{"id":"https://openalex.org/I4210113112","display_name":"ITCL Technology Centre","ror":"https://ror.org/01f3b0g09","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210113112"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Randy Lozada","raw_affiliation_strings":["ITCL, Burgos, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITCL, Burgos, Spain","institution_ids":["https://openalex.org/I4210113112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101451289","display_name":"Jorge Ruiz","orcid":"https://orcid.org/0009-0006-1357-1461","observed_orcids":["https://orcid.org/0009-0006-1357-1461"]},"institutions":[{"id":"https://openalex.org/I4210113112","display_name":"ITCL Technology Centre","ror":"https://ror.org/01f3b0g09","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210113112"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jorge Ruiz","raw_affiliation_strings":["ITCL, Burgos, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITCL, Burgos, Spain","institution_ids":["https://openalex.org/I4210113112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044977420","display_name":"Erik S. Skibinsky-Gitlin","orcid":"https://orcid.org/0000-0002-9562-8866","observed_orcids":["https://orcid.org/0000-0002-9562-8866"]},"institutions":[{"id":"https://openalex.org/I4210113112","display_name":"ITCL Technology Centre","ror":"https://ror.org/01f3b0g09","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210113112"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E.S. Skibinsky-Gitlin","raw_affiliation_strings":["ITCL, Burgos, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITCL, Burgos, Spain","institution_ids":["https://openalex.org/I4210113112"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058593839","display_name":"\u00c1ngel Miguel Garc\u00eda-Vico","orcid":"https://orcid.org/0000-0003-1583-2128","observed_orcids":["https://orcid.org/0000-0003-1583-2128"]},"institutions":[{"id":"https://openalex.org/I178450904","display_name":"Universidad Nacional de Educaci\u00f3n a Distancia","ror":"https://ror.org/02msb5n36","country_code":"ES","type":"education","lineage":["https://openalex.org/I178450904"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"\u00c1ngel Miguel Garc\u00eda-Vico","raw_affiliation_strings":["UNED,Dept. of Communication and Control Systems,Spain","Dept. of Communication and Control Systems, UNED, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UNED,Dept. of Communication and Control Systems,Spain","institution_ids":["https://openalex.org/I178450904"]},{"raw_affiliation_string":"Dept. of Communication and Control Systems, UNED, Spain","institution_ids":["https://openalex.org/I178450904"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020890536","display_name":"Javier Sedano","orcid":"https://orcid.org/0000-0002-4191-8438","observed_orcids":["https://orcid.org/0000-0002-4191-8438"]},"institutions":[{"id":"https://openalex.org/I4210113112","display_name":"ITCL Technology Centre","ror":"https://ror.org/01f3b0g09","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210113112"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Sedano","raw_affiliation_strings":["ITCL, Burgos, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITCL, Burgos, Spain","institution_ids":["https://openalex.org/I4210113112"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100599524","display_name":"Jose Ramon Villar","orcid":"https://orcid.org/0000-0001-6024-9527","observed_orcids":["https://orcid.org/0000-0001-6024-9527"]},"institutions":[{"id":"https://openalex.org/I165339363","display_name":"Universidad de Oviedo","ror":"https://ror.org/006gksa02","country_code":"ES","type":"education","lineage":["https://openalex.org/I165339363"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 R. Villar","raw_affiliation_strings":["University of Oviedo, Oviedo, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Oviedo, Oviedo, Spain","institution_ids":["https://openalex.org/I165339363"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4635,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53422398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.008299999870359898,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.0038999998942017555,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lstm","display_name":"LSTM","score":0.7080000042915344},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8669999837875366},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.8289999961853027},{"id":"https://openalex.org/keywords/inference-latency","display_name":"inference latency","score":0.6959999799728394},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.8320000171661377},{"id":"https://openalex.org/keywords/xilinx-zynq-ultrascale-mpsoc","display_name":"Xilinx Zynq UltraScale+ MPSoC","score":0.9340000152587891},{"id":"https://openalex.org/keywords/resource-limited-settings","display_name":"resource-limited settings","score":0.5149999856948853},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.4560000002384186}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7428067326545715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7252880930900574},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6986312866210938},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.6323251724243164},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6288573741912842},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.518467128276825},{"id":"https://openalex.org/C147168706","wikidata":"https://www.wikidata.org/wiki/Q1457734","display_name":"Recurrent neural network","level":3,"score":0.4738978445529938},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.46171972155570984},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.43762025237083435},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.4213390648365021},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.41318508982658386},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.18014201521873474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16767919063568115},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.12617307901382446},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iceccme57830.2023.10252205","doi":"https://doi.org/10.1109/iceccme57830.2023.10252205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iceccme57830.2023.10252205","pdf_url":null,"source":{"id":"https://openalex.org/S4363607770","display_name":"International Conference on Electrical, Computer, Communications and Mechatronics Engineering (ICECCME)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 3rd International Conference on Electrical, Computer, Communications and Mechatronics Engineering (ICECCME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321043","display_name":"Centro para el Desarrollo Tecnol\u00f3gico Industrial","ror":"https://ror.org/0124x7055"},{"id":"https://openalex.org/F4320328351","display_name":"Junta de Castilla y Le\u00f3n","ror":"https://ror.org/02s8dab97"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1588417671","https://openalex.org/W2064675550","https://openalex.org/W2116435618","https://openalex.org/W2585720638","https://openalex.org/W2788851830","https://openalex.org/W2904160748","https://openalex.org/W2915106038","https://openalex.org/W2984242728","https://openalex.org/W2996781237","https://openalex.org/W3034833480","https://openalex.org/W3197704349","https://openalex.org/W3208587921"],"related_works":["https://openalex.org/W4322502720","https://openalex.org/W7207896256","https://openalex.org/W2904160748","https://openalex.org/W2916922876","https://openalex.org/W3015938040","https://openalex.org/W2984242728","https://openalex.org/W4409796434","https://openalex.org/W7143294809","https://openalex.org/W4307446778","https://openalex.org/W4403212882"],"abstract_inverted_index":{"Long":[0],"Short-Term":[1],"Memory":[2],"(LSTM)":[3],"is":[4,32,47,56,75,129,153,175],"a":[5,65,95],"widely":[6],"used":[7],"deep":[8],"neural":[9,108],"network":[10,109],"architecture":[11],"in":[12,26,35,41,123,163,169],"sequence":[13,151],"modeling":[14],"and":[15,44,83,98,101,144,192],"temporal":[16],"series":[17],"forecasting.":[18],"Although":[19],"the":[20,36,62,71,89,133,164,170,173,182,193,201],"main":[21],"advantages":[22,183],"that":[23,38,117],"LSTM":[24,72,79,137,189],"provides":[25],"terms":[27,124],"of":[28,64,70,125,136,148,184,195],"predictive":[29],"capacity,":[30],"it":[31],"well":[33],"known":[34],"literature":[37],"its":[39,51],"performance":[40,63,100],"inference":[42,73,126,190],"times":[43],"resource":[45,102],"consumption":[46],"very":[48],"high,":[49],"so":[50],"application":[52],"to":[53],"low-resource":[54],"environments":[55],"an":[57],"issue.":[58],"In":[59],"this":[60],"article,":[61],"High-Level":[66],"Synthesis":[67],"(HLS)":[68],"implementation":[69,135],"algorithm":[74],"analyzed.":[76],"Two":[77],"different":[78,107],"implementations,":[80],"decoupled-LSTM":[81],"(d-LSTM)":[82],"coupled-LSTM":[84],"(c-LSTM)":[85],"are":[86,104],"compared":[87],"on":[88],"ZCU104":[90],"evaluation":[91],"board,":[92],"which":[93],"contains":[94],"Xilinx\u00aeZynq\u00aeUltraScale+\u2122MPSoC":[96],"device,":[97],"their":[99],"usage":[103],"evaluated":[105],"for":[106,187,206],"models":[110,167],"with":[111],"varying":[112],"complexity.":[113],"The":[114,146,179],"results":[115],"show":[116],"d-LSTM":[118,149],"performs":[119],"better":[120],"than":[121,177],"c-LSTM":[122],"time,":[127],"but":[128],"more":[130],"resource-intensive.":[131],"Furthermore,":[132],"FPGA":[134,186],"outperforms":[138],"other":[139],"common":[140],"devices":[141],"like":[142,200],"GPUs":[143],"CPUs.":[145],"scalability":[147],"concerning":[150],"length":[152],"also":[154],"explored.":[155],"A":[156],"positive":[157],"linear":[158],"behavior":[159],"has":[160],"been":[161],"observed":[162],"two":[165],"lighter":[166],"while":[168],"heavier":[171],"one,":[172],"growth":[174],"higher":[176],"linear.":[178],"study":[180],"highlights":[181],"using":[185],"implementing":[188],"algorithms":[191],"importance":[194],"exploiting":[196],"parallelism":[197],"through":[198],"libraries":[199],"Basic":[202],"Linear":[203],"Algebra":[204],"Subprograms":[205],"optimizing":[207],"performance.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2023-09-23T00:00:00"}