{"id":"https://openalex.org/W4383501409","doi":"https://doi.org/10.1109/icscss57650.2023.10169690","title":"Store and Restore Delay Reduction Techniques of Non-volatile SRAM cells","display_name":"Store and Restore Delay Reduction Techniques of Non-volatile SRAM cells","publication_year":2023,"publication_date":"2023-06-14","ids":{"openalex":"https://openalex.org/W4383501409","doi":"https://doi.org/10.1109/icscss57650.2023.10169690"},"language":"en","primary_location":{"id":"doi:10.1109/icscss57650.2023.10169690","doi":"https://doi.org/10.1109/icscss57650.2023.10169690","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icscss57650.2023.10169690","pdf_url":null,"source":{"id":"https://openalex.org/S7407086477","display_name":"International Conference on Sustainable Computing and Smart Systems (ICSCSS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS)","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W4383501409"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040737833","display_name":"Damyanti Singh","orcid":"https://orcid.org/0000-0002-1807-250X","observed_orcids":["https://orcid.org/0000-0002-1807-250X"]},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Damyanti Singh","raw_affiliation_strings":["Delhi Technological University,Dept. of ECE,Delhi,India,110042"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delhi Technological University,Dept. of ECE,Delhi,India,110042","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061","observed_orcids":["https://orcid.org/0000-0003-2911-7061"]},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Delhi Technological University,Dept. of ECE,Delhi,India,110042"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delhi Technological University,Dept. of ECE,Delhi,India,110042","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654","observed_orcids":["https://orcid.org/0000-0003-0565-0654"]},"institutions":[{"id":"https://openalex.org/I4405259495","display_name":"Bharati Vidyapeeth's College of Engineering, Delhi","ror":"https://ror.org/02akhpg19","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405259495"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Bharati Vidyapeeth\u2019s College of Engineering,Dept. of ECE,Delhi,India,110063"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bharati Vidyapeeth\u2019s College of Engineering,Dept. of ECE,Delhi,India,110063","institution_ids":["https://openalex.org/I4405259495"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"162","issue":null,"first_page":"1271","last_page":"1276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nonvolatile-sram","display_name":"nonvolatile SRAM","score":0.9980000257492065},{"id":"https://openalex.org/keywords/memristors","display_name":"memristors","score":0.8999999761581421},{"id":"https://openalex.org/keywords/control-signals","display_name":"control signals","score":0.5360000133514404},{"id":"https://openalex.org/keywords/memory-failure","display_name":"memory failure","score":0.4749999940395355},{"id":"https://openalex.org/keywords/low-power-memory","display_name":"low-power memory","score":0.5789999961853027},{"id":"https://openalex.org/keywords/32-nm-cmos","display_name":"32nm CMOS","score":0.8999999761581421}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8743027448654175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6767052412033081},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6699491739273071},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6276942491531372},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.516305148601532},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.457893431186676},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44939664006233215},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.44496655464172363},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41340917348861694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39330628514289856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3082215189933777},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2846800684928894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2066941261291504},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1271722912788391},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07879576086997986},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icscss57650.2023.10169690","doi":"https://doi.org/10.1109/icscss57650.2023.10169690","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icscss57650.2023.10169690","pdf_url":null,"source":{"id":"https://openalex.org/S7407086477","display_name":"International Conference on Sustainable Computing and Smart Systems (ICSCSS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1532559922","https://openalex.org/W1592603562","https://openalex.org/W1990240625","https://openalex.org/W2004369723","https://openalex.org/W2006798699","https://openalex.org/W2021797032","https://openalex.org/W2023073815","https://openalex.org/W2088072859","https://openalex.org/W2112602631","https://openalex.org/W2132621842","https://openalex.org/W2136393784","https://openalex.org/W2163676880","https://openalex.org/W2168101540","https://openalex.org/W2171888576","https://openalex.org/W2541028278","https://openalex.org/W2611005572","https://openalex.org/W2775162082","https://openalex.org/W3002479523","https://openalex.org/W3008387290","https://openalex.org/W3198025002","https://openalex.org/W4210976168","https://openalex.org/W4282920783","https://openalex.org/W4283381856","https://openalex.org/W4310520322","https://openalex.org/W4313421358","https://openalex.org/W4313427628","https://openalex.org/W4319755987","https://openalex.org/W4361225681","https://openalex.org/W6680178178","https://openalex.org/W6849133288"],"related_works":["https://openalex.org/W4400277213","https://openalex.org/W4405179051","https://openalex.org/W4205904350","https://openalex.org/W4391894072","https://openalex.org/W2268662300","https://openalex.org/W4313421358","https://openalex.org/W4392591773","https://openalex.org/W3082726153","https://openalex.org/W4381895203","https://openalex.org/W2343125509"],"abstract_inverted_index":{"The":[0,110,129],"incorporation":[1],"of":[2,47,113],"memristor":[3],"with":[4,101],"static":[5],"random":[6],"access":[7],"memory":[8,66],"(SRAM)":[9],"cell,":[10,16,49],"known":[11],"as":[12,59],"non-volatile":[13,20,80,108],"SRAM":[14],"(nvSRAM)":[15],"not":[17],"only":[18],"introduces":[19],"feature":[21],"in":[22,35,117],"it":[23],"but":[24],"also":[25],"enhances":[26],"stability":[27],"and":[28,52,93],"reduces":[29],"power":[30],"consumption.":[31],"With":[32],"the":[33,45,50,60,91,102,118,122],"development":[34,42],"technology,":[36],"this":[37,74,83],"has":[38],"become":[39,55],"a":[40,56],"mainstream":[41],"focus.":[43],"During":[44],"analysis":[46],"nvSRAM":[48],"store":[51,92,119],"restore":[53,94,123],"delays":[54],"major":[57],"concern":[58],"longer":[61],"time":[62],"duration":[63],"leads":[64],"to":[65,72,89,106],"failure.":[67],"Limited":[68],"work":[69],"is":[70,115,125],"done":[71],"address":[73],"problem,":[75],"which":[76],"increases":[77],"complexity":[78],"during":[79],"operation.":[81,109],"In":[82],"work,":[84],"different":[85],"techniques":[86,99],"are":[87,132],"introduced":[88],"reduce":[90],"delays.":[95],"These":[96],"delay":[97,124],"reduction":[98,112],"deal":[100],"control":[103],"signals":[104],"required":[105],"perform":[107],"maximum":[111],"19.41%":[114],"achieved":[116],"delay,":[120],"while":[121],"reduced":[126],"by":[127],"21.74%.":[128],"SPICE":[130],"simulations":[131],"carried":[133],"out":[134],"using":[135],"32nm":[136],"PTM":[137],"CMOS":[138],"model":[139],"at":[140],"Vdd=1.0V.":[141]},"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2023-07-08T00:00:00"}