{"id":"https://openalex.org/W4383334366","doi":"https://doi.org/10.1109/icaia57370.2023.10169461","title":"Design and Analysis of Low Power MAC for DSP Processor","display_name":"Design and Analysis of Low Power MAC for DSP Processor","publication_year":2023,"publication_date":"2023-04-21","ids":{"openalex":"https://openalex.org/W4383334366","doi":"https://doi.org/10.1109/icaia57370.2023.10169461"},"language":"en","primary_location":{"id":"doi:10.1109/icaia57370.2023.10169461","doi":"https://doi.org/10.1109/icaia57370.2023.10169461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icaia57370.2023.10169461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Artificial Intelligence and Applications (ICAIA) Alliance Technology Conference (ATCON-1)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070164458","display_name":"Ravi Shankar Mishra","orcid":"https://orcid.org/0000-0002-5256-0996","observed_orcids":["https://orcid.org/0000-0002-5256-0996"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ravi Shankar Mishra","raw_affiliation_strings":["Sagar Institute of Science and Technology,Dept. of ECE,Bhopal,India","Dept. of ECE, Sagar Institute of Science and Technology, Bhopal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sagar Institute of Science and Technology,Dept. of ECE,Bhopal,India","institution_ids":[]},{"raw_affiliation_string":"Dept. of ECE, Sagar Institute of Science and Technology, Bhopal, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029269101","display_name":"Puran Gour","orcid":"https://orcid.org/0000-0001-8343-5218","observed_orcids":["https://orcid.org/0000-0001-8343-5218"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puran Gour","raw_affiliation_strings":["NRI Group of Institutions,Dept. of ECE,Bhopal,India","Dept. of ECE, NRI Group of Institutions, Bhopal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NRI Group of Institutions,Dept. of ECE,Bhopal,India","institution_ids":[]},{"raw_affiliation_string":"Dept. of ECE, NRI Group of Institutions, Bhopal, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sandeep Dhariwal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I144614875","display_name":"Alliance University","ror":"https://ror.org/03f4gsr42","country_code":"IN","type":"education","lineage":["https://openalex.org/I144614875"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Dhariwal","raw_affiliation_strings":["ACED, Alliance University,Dept. of ECE,Bengaluru,India","Dept. of ECE, ACED, Alliance University, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ACED, Alliance University,Dept. of ECE,Bengaluru,India","institution_ids":["https://openalex.org/I144614875"]},{"raw_affiliation_string":"Dept. of ECE, ACED, Alliance University, Bengaluru, India","institution_ids":["https://openalex.org/I144614875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050052699","display_name":"Gaurav Kumar","orcid":"https://orcid.org/0000-0002-3724-7838","observed_orcids":["https://orcid.org/0000-0002-3724-7838"]},"institutions":[{"id":"https://openalex.org/I144614875","display_name":"Alliance University","ror":"https://ror.org/03f4gsr42","country_code":"IN","type":"education","lineage":["https://openalex.org/I144614875"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Kumar","raw_affiliation_strings":["ACED, Alliance University,Dept. of ECE,Bengaluru,India","Dept. of ECE, ACED, Alliance University, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ACED, Alliance University,Dept. of ECE,Bengaluru,India","institution_ids":["https://openalex.org/I144614875"]},{"raw_affiliation_string":"Dept. of ECE, ACED, Alliance University, Bengaluru, India","institution_ids":["https://openalex.org/I144614875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114064523","display_name":"Anubhav Anand","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I144614875","display_name":"Alliance University","ror":"https://ror.org/03f4gsr42","country_code":"IN","type":"education","lineage":["https://openalex.org/I144614875"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anubhav Anand","raw_affiliation_strings":["ACED, Alliance University,Dept. of ECE,Bengaluru,India","Dept. of ECE, ACED, Alliance University, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ACED, Alliance University,Dept. of ECE,Bengaluru,India","institution_ids":["https://openalex.org/I144614875"]},{"raw_affiliation_string":"Dept. of ECE, ACED, Alliance University, Bengaluru, India","institution_ids":["https://openalex.org/I144614875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6889,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.89784927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"digital signal processor","score":0.8009999990463257},{"id":"https://openalex.org/keywords/baugh-wooley-multiplier","display_name":"Baugh-Wooley multiplier","score":0.9929999709129333},{"id":"https://openalex.org/keywords/multiplier-design","display_name":"multiplier design","score":0.5839999914169312},{"id":"https://openalex.org/keywords/power-dissipation-reduction","display_name":"power dissipation reduction","score":0.8190000057220459},{"id":"https://openalex.org/keywords/accumulator","display_name":"accumulator","score":0.4740000069141388},{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.5820000171661377}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8852359056472778},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8476712703704834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5739923119544983},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5375319123268127},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.486143559217453},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4237935543060303},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3329792022705078},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32264918088912964},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17326432466506958},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1381421983242035},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10263609886169434},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icaia57370.2023.10169461","doi":"https://doi.org/10.1109/icaia57370.2023.10169461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icaia57370.2023.10169461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Artificial Intelligence and Applications (ICAIA) Alliance Technology Conference (ATCON-1)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1489081061","https://openalex.org/W1571870580","https://openalex.org/W2004403020","https://openalex.org/W2053986583","https://openalex.org/W2061612030","https://openalex.org/W2080603779","https://openalex.org/W2296712544","https://openalex.org/W2545562184"],"related_works":["https://openalex.org/W2002948771","https://openalex.org/W2545562184","https://openalex.org/W2183159685","https://openalex.org/W7129619243","https://openalex.org/W4392018095","https://openalex.org/W7130421568","https://openalex.org/W7214108610","https://openalex.org/W2080603779","https://openalex.org/W4312836242","https://openalex.org/W2790429295"],"abstract_inverted_index":{"This":[0],"research":[1],"article":[2],"represents":[3],"low-power":[4,56,64],"MAC":[5,19,57,119],"architecture,":[6],"which":[7,102],"is":[8,103,125],"one":[9],"of":[10,15,22,47,99,113,141],"the":[11,39,44,107,133],"main":[12],"building":[13],"blocks":[14],"DSP":[16],"processors.":[17],"The":[18,91],"unit":[20,120],"consists":[21],"three":[23],"important":[24],"blocks:":[25],"a":[26,55,63,68,75,118,122,137],"multiplier":[27,48,66,78,95,124,135],"for":[28,32,37],"multiplication,":[29],"an":[30,35,80],"adder":[31,50,72,84],"addition,":[33],"and":[34,49,74,131],"accumulator":[36],"storing":[38],"results.":[40],"So,":[41],"by":[42],"reducing":[43],"power":[45,100,111,139],"dissipation":[46],"units,":[51],"we":[52],"can":[53],"propose":[54],"architecture.":[58],"In":[59],"this":[60],"paper,":[61],"first":[62],"Baugh-Wooley":[65,77,94,109],"(with":[67,79],"proposed":[69,92,134],"2S-T":[70,82],"full":[71,83],"design)":[73,85],"conventional":[76,108,123],"existing":[81],"are":[86],"analyzed":[87],"using":[88,132],"Cadence":[89],"Virtuoso.":[90],"full-adder-based":[93],"exhibits":[96],"32.41":[97],"microwatts":[98],"dissipation,":[101],"much":[104],"less":[105],"than":[106],"multiplier\u2019s":[110],"consumption":[112],"2.743":[114,129],"milliwatts.":[115,143],"After":[116],"multipliers,":[117],"with":[121,128,136],"also":[126],"simulated":[127],"milliwatts":[130],"significant":[138],"reduction":[140],"0.5504":[142]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2023-07-07T00:00:00"}