{"id":"https://openalex.org/W4366376351","doi":"https://doi.org/10.1109/icicacs57338.2023.10099724","title":"Area Efficient Reliable QCA Adder and Subtractor","display_name":"Area Efficient Reliable QCA Adder and Subtractor","publication_year":2023,"publication_date":"2023-02-24","ids":{"openalex":"https://openalex.org/W4366376351","doi":"https://doi.org/10.1109/icicacs57338.2023.10099724"},"language":"en","primary_location":{"id":"doi:10.1109/icicacs57338.2023.10099724","doi":"https://doi.org/10.1109/icicacs57338.2023.10099724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicacs57338.2023.10099724","pdf_url":null,"source":{"id":"https://openalex.org/S7407088986","display_name":"International Conference on Integrated Circuits and Communication Systems (ICICACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits and Communication Systems (ICICACS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083728317","display_name":"Anantharaj Thalaimalai Vanaraj","orcid":"https://orcid.org/0000-0003-4852-9918","observed_orcids":["https://orcid.org/0000-0003-4852-9918"]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantharaj Thalaimalai Vanaraj","raw_affiliation_strings":["Western Digital Tehnologies, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Tehnologies, CA, USA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107897811","display_name":"Raja Sekar Kumaresan","orcid":"https://orcid.org/0000-0002-7541-4203","observed_orcids":["https://orcid.org/0000-0002-7541-4203"]},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raja Sekar K","raw_affiliation_strings":["C-DAC, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C-DAC, Bengaluru, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108136478","display_name":"R Marshal","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marshal R","raw_affiliation_strings":["ICERT, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICERT, New Delhi, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"G Lakshminarayanan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G Lakshminarayanan","raw_affiliation_strings":["Electron. & Commn. Engg. NIT,Tiruchirappalli,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electron. & Commn. Engg. NIT,Tiruchirappalli,India","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072778788","display_name":"Anand Venkitachalam","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anand Venkitachalam","raw_affiliation_strings":["Western Digital Tehnologies, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Tehnologies, Bengaluru, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7959,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61224877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-dot-cellular-automata","display_name":"quantum-dot cellular automata","score":0.9959999918937683},{"id":"https://openalex.org/keywords/majority-logic","display_name":"majority logic","score":0.777999997138977},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.8259999752044678},{"id":"https://openalex.org/keywords/defect-tolerance","display_name":"defect tolerance","score":0.6850000023841858},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.7739999890327454},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"circuit reliability","score":0.6980000138282776},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.6980000138282776},{"id":"https://openalex.org/keywords/nanoscale-circuits","display_name":"nanoscale circuits","score":0.7020000219345093}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9099646806716919},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.8887922763824463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6573998928070068},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6250863671302795},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5440151691436768},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5036577582359314},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4525834321975708},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4469802975654602},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.43366923928260803},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19292765855789185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17637783288955688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1695786714553833},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16853025555610657},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicacs57338.2023.10099724","doi":"https://doi.org/10.1109/icicacs57338.2023.10099724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicacs57338.2023.10099724","pdf_url":null,"source":{"id":"https://openalex.org/S7407088986","display_name":"International Conference on Integrated Circuits and Communication Systems (ICICACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits and Communication Systems (ICICACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W2009621168","https://openalex.org/W2027703730","https://openalex.org/W2054694714","https://openalex.org/W2067316705","https://openalex.org/W2122986085","https://openalex.org/W2236298655","https://openalex.org/W2286078278","https://openalex.org/W2290320898","https://openalex.org/W2291389769","https://openalex.org/W2461138049","https://openalex.org/W2539321082","https://openalex.org/W2542414541","https://openalex.org/W2735701322","https://openalex.org/W2789579637","https://openalex.org/W2798712029","https://openalex.org/W2946917710","https://openalex.org/W2952337500","https://openalex.org/W2972265982","https://openalex.org/W2991396671","https://openalex.org/W3004683014","https://openalex.org/W3023383921","https://openalex.org/W3033003803","https://openalex.org/W4283026423","https://openalex.org/W4303449310","https://openalex.org/W4312713887"],"related_works":["https://openalex.org/W4312713887","https://openalex.org/W3004683014","https://openalex.org/W2346366307","https://openalex.org/W4283026423","https://openalex.org/W3033003803","https://openalex.org/W1903135324","https://openalex.org/W2952337500","https://openalex.org/W2809957774","https://openalex.org/W3093022439","https://openalex.org/W2429802831"],"abstract_inverted_index":{"Adders":[0],"and":[1,12,64,73,107,115,120,155],"Subtractors":[2],"are":[3,14,28,39,66,122],"the":[4,47,55,60,67,71,74,81,84,87,103,112],"key":[5,68],"computational":[6],"circuits.":[7,61,97],"Quantum-dot":[8],"Cellular":[9],"Automata":[10],"adders":[11,119],"subtractors":[13,121],"implemented":[15],"by":[16,30,101,150],"using":[17,31,135,145],"combination":[18],"of":[19,59,70,78,83,90,105,140],"3-and":[20],"5-input":[21],"majority":[22],"logic.":[23],"In":[24],"some":[25],"cases,":[26],"they":[27],"constructed":[29],"dedicated":[32],"exclusive-or":[33],"gates.":[34,138],"The":[35,62],"nano":[36],"scale":[37],"circuits":[38,72],"more":[40],"prone":[41],"to":[42,54,131],"fabrication":[43],"defects.":[44],"But":[45,109],"in":[46,124,160],"current":[48],"scenario,":[49],"less":[50],"importance":[51],"is":[52,99,148,158],"given":[53],"defect":[56,75],"tolerance":[57,76],"ability":[58,77],"gates":[63,106],"inverters":[65],"components":[69],"them":[79,91],"determine":[80],"reliability":[82],"circuit.":[85],"Hence,":[86],"fault":[88,136],"percentage":[89],"must":[92],"be":[93],"small":[94],"for":[95],"reliable":[96],"Reliability":[98],"achieved":[100],"increasing":[102],"size":[104,114],"inverters.":[108],"it":[110],"increases":[111],"circuit":[113],"delay.":[116],"Reliable":[117],"QCA":[118],"proposed":[123,146],"this":[125],"work":[126],"with":[127],"smaller":[128],"area":[129],"compared":[130],"existing":[132],"designs":[133,144,147],"realized":[134],"tolerant":[137],"Realization":[139],"higher":[141],"word":[142],"length":[143],"validated":[149],"realizing":[151],"an":[152],"8-bit":[153],"adder":[154],"subtractor.":[156],"Verification":[157],"done":[159],"QCADesigner.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2023-04-21T00:00:00"}