{"id":"https://openalex.org/W4366374889","doi":"https://doi.org/10.1109/inocon57975.2023.10101210","title":"Field Programmable Gate Array(FPGA): An Innovation In Hardware Technology","display_name":"Field Programmable Gate Array(FPGA): An Innovation In Hardware Technology","publication_year":2023,"publication_date":"2023-03-03","ids":{"openalex":"https://openalex.org/W4366374889","doi":"https://doi.org/10.1109/inocon57975.2023.10101210"},"language":"en","primary_location":{"id":"doi:10.1109/inocon57975.2023.10101210","doi":"https://doi.org/10.1109/inocon57975.2023.10101210","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/inocon57975.2023.10101210","pdf_url":null,"source":{"id":"https://openalex.org/S4306498675","display_name":"International Conference for Innovation in Technology (INOCON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 2nd International Conference for Innovation in Technology (INOCON)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010478078","display_name":"Farhanaaz","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Farhanaaz","raw_affiliation_strings":["REVA University,School of Computer Science and Applications,Bangalore,India","School of Computer Science and Applications, REVA University, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"REVA University,School of Computer Science and Applications,Bangalore,India","institution_ids":["https://openalex.org/I83737708"]},{"raw_affiliation_string":"School of Computer Science and Applications, REVA University, Bangalore, India","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040295185","display_name":"V. Sanju","orcid":"https://orcid.org/0000-0001-5797-8550","observed_orcids":["https://orcid.org/0000-0001-5797-8550"]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V Sanju","raw_affiliation_strings":["REVA University,Department of Computer Science and Enggineering,Bangalore,India","Department of Computer Science and Enggineering, REVA University, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"REVA University,Department of Computer Science and Enggineering,Bangalore,India","institution_ids":["https://openalex.org/I83737708"]},{"raw_affiliation_string":"Department of Computer Science and Enggineering, REVA University, Bangalore, India","institution_ids":["https://openalex.org/I83737708"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83737708"],"apc_list":null,"apc_paid":null,"fwci":0.309,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.420254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8773999810218811,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8773999810218811,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.039900001138448715,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.032499998807907104,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.9359999895095825},{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.8610000014305115},{"id":"https://openalex.org/keywords/embedded-processors","display_name":"embedded processors","score":0.9470000267028809},{"id":"https://openalex.org/keywords/microcontroller","display_name":"microcontroller","score":0.9829999804496765},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.9729999899864197},{"id":"https://openalex.org/keywords/parallel-execution","display_name":"parallel execution","score":0.6980000138282776},{"id":"https://openalex.org/keywords/hardware-design","display_name":"hardware design","score":0.5429999828338623},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"computer architecture","score":0.675000011920929}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8156534433364868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7765595316886902},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6956131458282471},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.639557957649231},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6346335411071777},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5680252909660339},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5476353764533997},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49744895100593567},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4635526239871979},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40672874450683594},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14383971691131592}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/inocon57975.2023.10101210","doi":"https://doi.org/10.1109/inocon57975.2023.10101210","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/inocon57975.2023.10101210","pdf_url":null,"source":{"id":"https://openalex.org/S4306498675","display_name":"International Conference for Innovation in Technology (INOCON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 2nd International Conference for Innovation in Technology (INOCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1490915308","https://openalex.org/W2133176878","https://openalex.org/W2489510177","https://openalex.org/W4206262605"],"related_works":["https://openalex.org/W4248461366","https://openalex.org/W4293209556","https://openalex.org/W2140868696","https://openalex.org/W7097051704","https://openalex.org/W4220714955","https://openalex.org/W3118732565","https://openalex.org/W2126255765","https://openalex.org/W7100525940","https://openalex.org/W2105011467","https://openalex.org/W2407734434"],"abstract_inverted_index":{"FPGA":[0,18,94],"is":[1,44,65,83,90,134],"playing":[2],"a":[3],"significant":[4],"role":[5],"in":[6,93,132],"the":[7,30,42,50,55,63,97,101,126],"field":[8],"of":[9,17,88,130],"computer":[10],"architecture":[11],"and":[12,22,40,47,74,113,119],"design.":[13],"Other":[14],"peer":[15],"technologies":[16,31],"are":[19,28],"embedded":[20,38],"microprocessor":[21,39],"microcontroller.":[23],"In":[24],"this":[25],"paper":[26],"we":[27,48,95],"comparing":[29],"which":[32],"adapts":[33],"to":[34,72,75,99],"network-on-chip":[35],"architecture.":[36],"For":[37],"microcontroller,":[41],"hardware":[43,102],"already":[45],"designed":[46],"write":[49,96],"software":[51],"instruction":[52],"by":[53],"exploiting":[54],"hardware.":[56],"The":[57,86,128],"logic":[58,111],"or":[59],"program":[60],"developed":[61],"for":[62],"same":[64],"purely":[66],"software.":[67],"To":[68],"fetch":[69],"each":[70],"instruction,":[71],"execute,":[73],"access":[76],"data":[77],"from":[78],"external":[79],"sources":[80],"time":[81],"taken":[82],"usually":[84],"high.":[85],"nature":[87,129],"execution":[89,131],"sequential.":[91],"But":[92],"code":[98],"implement":[100],"itself":[103],"using":[104],"HDL(Hardware":[105],"Description":[106],"language).":[107],"HDL":[108,133],"directly":[109],"implements":[110],"functions":[112],"interconnections.":[114],"Design":[115],"can":[116],"be":[117],"programmed":[118],"tested":[120],"immediately":[121],"even":[122],"before":[123],"fabricating":[124],"on":[125],"chip.":[127],"highly":[135],"parallel.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2023-04-21T00:00:00"}