{"id":"https://openalex.org/W4312878747","doi":"https://doi.org/10.1109/isvlsi54635.2022.00017","title":"A Methodology for Identifying Critical Sequential Circuits with Graph Convolutional Networks","display_name":"A Methodology for Identifying Critical Sequential Circuits with Graph Convolutional Networks","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4312878747","doi":"https://doi.org/10.1109/isvlsi54635.2022.00017"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi54635.2022.00017","doi":"https://doi.org/10.1109/isvlsi54635.2022.00017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi54635.2022.00017","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061780029","display_name":"Li Lu","orcid":"https://orcid.org/0000-0002-6720-9066","observed_orcids":["https://orcid.org/0000-0002-6720-9066"]},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Li Lu","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101711633","display_name":"Junchao Chen","orcid":"https://orcid.org/0000-0002-4413-0937","observed_orcids":["https://orcid.org/0000-0002-4413-0937"]},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Junchao Chen","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063940342","display_name":"Markus Ulbricht","orcid":"https://orcid.org/0000-0001-9230-640X","observed_orcids":["https://orcid.org/0000-0001-9230-640X"]},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Ulbricht","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milos D. Krstic","orcid":"https://orcid.org/0000-0003-0267-0203","observed_orcids":["https://orcid.org/0000-0003-0267-0203"]},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":2.7198,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90287873,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"20","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.6650000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.6650000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.20749999582767487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.06939999759197235,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"circuit reliability","score":0.5389999747276306},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.45100000500679016},{"id":"https://openalex.org/keywords/hardening","display_name":"hardening","score":0.4480000138282776},{"id":"https://openalex.org/keywords/graph-convolutional-networks","display_name":"graph convolutional networks","score":0.9070000052452087},{"id":"https://openalex.org/keywords/circuit-topology","display_name":"circuit topology","score":0.6890000104904175},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"combinational logic","score":0.765999972820282},{"id":"https://openalex.org/keywords/risc-v-core","display_name":"RISC-V core","score":0.7990000247955322},{"id":"https://openalex.org/keywords/transistor-scaling","display_name":"transistor scaling","score":0.9100000262260437}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7701993584632874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7143603563308716},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6371421217918396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5169410109519958},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5050700306892395},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49577030539512634},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.46572989225387573},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45175233483314514},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.422693133354187},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4223550260066986},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37017983198165894},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3285018801689148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09920364618301392},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09637123346328735},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi54635.2022.00017","doi":"https://doi.org/10.1109/isvlsi54635.2022.00017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi54635.2022.00017","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G1034260611","display_name":"Verbundprojekt: Entwicklungsplattform und \u00d6kosystem f\u00fcr skalierbare Spezialprozessoren im Edge-Computing - Scale4Edge-, Teilvorhaben: Hochzuverl\u00e4ssige RISC-V-Prozessoren","funder_award_id":"16ME0134","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1999799697","https://openalex.org/W2036246675","https://openalex.org/W2074787299","https://openalex.org/W2120185818","https://openalex.org/W2128248970","https://openalex.org/W2194775991","https://openalex.org/W2507785513","https://openalex.org/W2519887557","https://openalex.org/W2907492528","https://openalex.org/W2913135501","https://openalex.org/W2950697450","https://openalex.org/W2968345245","https://openalex.org/W2979282337","https://openalex.org/W2990045899","https://openalex.org/W2990393443","https://openalex.org/W3041678444","https://openalex.org/W3048039335","https://openalex.org/W3048221011","https://openalex.org/W3215929450","https://openalex.org/W4249144718","https://openalex.org/W4253426709","https://openalex.org/W4285782619"],"related_works":["https://openalex.org/W2968345245","https://openalex.org/W4312036175","https://openalex.org/W7161067480","https://openalex.org/W4401568756","https://openalex.org/W7204803390","https://openalex.org/W4292969316","https://openalex.org/W4401568173","https://openalex.org/W2945759188","https://openalex.org/W2141816486","https://openalex.org/W4415055449"],"abstract_inverted_index":{"The":[0,31,156],"reliability":[1],"of":[2,33,42,51,58,76,83,137],"circuits":[3,65,91],"becomes":[4],"increasingly":[5],"important":[6],"with":[7,141,162],"the":[8,21,43,49,67,84,109,126,149,166,171],"transistor":[9],"scaling.":[10],"One":[11],"efficient":[12],"approach":[13,150],"to":[14,19,29,35,61,107,116,123,128,176],"address":[15],"this":[16],"problem":[17],"is":[18,40,174],"select":[20],"critical":[22,38,63,130],"components":[23],"and":[24,80,102,142,170],"apply":[25],"hardening":[26],"techniques":[27],"only":[28],"them.":[30],"question":[32],"how":[34],"identify":[36,62],"such":[37],"parts":[39],"one":[41],"key":[44],"challenges.":[45],"This":[46],"paper":[47],"explores":[48],"potential":[50],"using":[52,103],"Graph":[53],"Convolutional":[54],"Networks":[55],"(GCNs)":[56],"instead":[57],"fault":[59],"simulation":[60],"sequential":[64,78,97,114,131],"at":[66],"netlist":[68],"level.":[69],"GCNs":[70,120],"can":[71],"learn":[72,124],"from":[73,125],"both":[74],"features":[75,82],"individual":[77],"gates":[79,115],"structural":[81],"circuit":[85],"topology.":[86],"Our":[87],"proposed":[88],"methodology":[89],"converts":[90],"into":[92],"graphs":[93,127],"by":[94],"taking":[95],"each":[96],"gate":[98],"as":[99],"a":[100],"node":[101],"Breadth-First":[104],"Search":[105],"(BFS)":[106],"search":[108],"shortest":[110],"path":[111],"between":[112],"these":[113],"create":[117],"edges.":[118],"Then":[119],"are":[121],"used":[122],"predict":[129],"gates.":[132],"We":[133],"evaluate":[134],"two":[135],"types":[136],"GCNs,":[138],"including":[139],"GCN":[140,161],"without":[143],"combinational":[144,163],"logics.":[145],"Finally,":[146],"we":[147],"validate":[148],"on":[151],"an":[152],"open-source":[153],"RISC-V":[154],"core.":[155],"experiments":[157],"results":[158],"indicate":[159],"that":[160],"logics":[164],"has":[165],"best":[167],"prediction":[168],"performance,":[169],"achieved":[172],"accuracy":[173],"up":[175],"91.1%.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2023-01-05T00:00:00"}