{"id":"https://openalex.org/W4312378112","doi":"https://doi.org/10.1007/978-3-031-21514-8_23","title":"An Approach Towards Analog In-Memory Computing for Energy-Efficient Adder in SRAM Array","display_name":"An Approach Towards Analog In-Memory Computing for Energy-Efficient Adder in SRAM Array","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312378112","doi":"https://doi.org/10.1007/978-3-031-21514-8_23"},"language":"en","primary_location":{"id":"doi:10.1007/978-3-031-21514-8_23","doi":"https://doi.org/10.1007/978-3-031-21514-8_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-21514-8_23","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W4312394315","display_name":"VLSI Design and Test"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111450134","display_name":"S Kavitha","orcid":"https://orcid.org/0000-0002-4772-6031","observed_orcids":["https://orcid.org/0000-0002-4772-6031"]},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S Kavitha","raw_affiliation_strings":["Indian Institute of Information Technology, Design and Manufacturing, (IIITDM), Kancheepuram, India"],"raw_orcid":"https://orcid.org/0000-0002-4772-6031","affiliations":[{"raw_affiliation_string":"Indian Institute of Information Technology, Design and Manufacturing, (IIITDM), Kancheepuram, India","institution_ids":["https://openalex.org/I39244652"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068792760","display_name":"Santosh Kumar Vishvakarma","orcid":"https://orcid.org/0000-0003-4223-0077","observed_orcids":["https://orcid.org/0000-0003-4223-0077"]},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. K. Vishvakarma","raw_affiliation_strings":["Indian Institute of Technology, Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050869066","display_name":"Bhupendra Singh Reniwal","orcid":"https://orcid.org/0000-0002-9814-3581","observed_orcids":["https://orcid.org/0000-0002-9814-3581"]},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. S. Reniwal","raw_affiliation_strings":["Indian Institute of Information Technology, Design and Manufacturing, (IIITDM), Kancheepuram, India"],"raw_orcid":"https://orcid.org/0000-0002-9814-3581","affiliations":[{"raw_affiliation_string":"Indian Institute of Information Technology, Design and Manufacturing, (IIITDM), Kancheepuram, India","institution_ids":["https://openalex.org/I39244652"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111450134"],"corresponding_institution_ids":["https://openalex.org/I39244652"],"apc_list":null,"apc_paid":null,"fwci":0.4044,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52006452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6366999745368958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6366999745368958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.3546999990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/in-memory-computing","display_name":"in-memory computing","score":0.9629999995231628},{"id":"https://openalex.org/keywords/sram-arrays","display_name":"SRAM arrays","score":0.7049999833106995},{"id":"https://openalex.org/keywords/analog-to-digital-conversion","display_name":"analog-to-digital conversion","score":0.8479999899864197},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.8040000200271606},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.7929999828338623},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"von Neumann architecture","score":0.7070000171661377}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8037220239639282},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7135887145996094},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.68989497423172},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6455062627792358},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.566469669342041},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4768168330192566},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4729345142841339},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4200224280357361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4200005829334259},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40466368198394775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29094192385673523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.162973552942276},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-3-031-21514-8_23","doi":"https://doi.org/10.1007/978-3-031-21514-8_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-3-031-21514-8_23","pdf_url":null,"source":{"id":"https://openalex.org/S2764900261","display_name":"Communications in computer and information science","issn_l":"1865-0929","issn":["1865-0929","1865-0937"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Communications in Computer and Information Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1969911580","https://openalex.org/W2115763618","https://openalex.org/W2591601611","https://openalex.org/W2782511028","https://openalex.org/W2788549457","https://openalex.org/W2792893539","https://openalex.org/W2919115771","https://openalex.org/W2921013323","https://openalex.org/W3083505238","https://openalex.org/W3089015596","https://openalex.org/W3215466899","https://openalex.org/W4220882481"],"related_works":["https://openalex.org/W4220882481","https://openalex.org/W7137264582","https://openalex.org/W4391576280","https://openalex.org/W4319430887","https://openalex.org/W4408048044","https://openalex.org/W7163081554","https://openalex.org/W4414198931","https://openalex.org/W2994725618","https://openalex.org/W4200231504","https://openalex.org/W3184281067"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2023-01-04T00:00:00"}