{"id":"https://openalex.org/W4308089751","doi":"https://doi.org/10.1109/esscirc55480.2022.9911357","title":"A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification","display_name":"A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089751","doi":"https://doi.org/10.1109/esscirc55480.2022.9911357"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911357","doi":"https://doi.org/10.1109/esscirc55480.2022.9911357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911357","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"European Solid-State Circuits Conference (ESSCIRC)","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://iris.polito.it/bitstream/11583/2972539/1/2022103951.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048892532","display_name":"Paolo Crovetti","orcid":"https://orcid.org/0000-0002-2484-1686","observed_orcids":["https://orcid.org/0000-0002-2484-1686"]},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Crovetti","raw_affiliation_strings":["Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077267649","display_name":"Roberto Rubino","orcid":"https://orcid.org/0000-0001-7193-2639","observed_orcids":["https://orcid.org/0000-0001-7193-2639"]},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Rubino","raw_affiliation_strings":["Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006843167","display_name":"Pedro Toledo","orcid":"https://orcid.org/0000-0002-5084-491X","observed_orcids":["https://orcid.org/0000-0002-5084-491X"]},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pedro Toledo","raw_affiliation_strings":["Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054495349","display_name":"Francesco Musolino","orcid":"https://orcid.org/0000-0001-9960-4653","observed_orcids":["https://orcid.org/0000-0001-9960-4653","https://orcid.org/0009-0009-9052-7730"]},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Musolino","raw_affiliation_strings":["Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Dept. of Electronics and Telecommunications (DET),Torino,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications (DET), Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026712887","display_name":"Hamilton Klimach","orcid":"https://orcid.org/0000-0003-2692-9371","observed_orcids":["https://orcid.org/0000-0003-2692-9371"]},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Hamilton Klimach","raw_affiliation_strings":["Fed. Univ. of Rio Grande do SuI,Electr. Eng. Dept., Graduate Program in Microelectronics,Porto Alegre,Brazil","Electr. Eng. Dept., Graduate Program in Microelectronics, Fed. Univ. of Rio Grande do SuI, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fed. Univ. of Rio Grande do SuI,Electr. Eng. Dept., Graduate Program in Microelectronics,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Electr. Eng. Dept., Graduate Program in Microelectronics, Fed. Univ. of Rio Grande do SuI, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706888","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-2794-1324","observed_orcids":["https://orcid.org/0000-0002-2794-1324"]},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049703184","display_name":"Anna Richelli","orcid":"https://orcid.org/0000-0003-4269-1228","observed_orcids":["https://orcid.org/0000-0003-4269-1228"]},"institutions":[{"id":"https://openalex.org/I79940851","display_name":"University of Brescia","ror":"https://ror.org/02q2d2610","country_code":"IT","type":"education","lineage":["https://openalex.org/I79940851"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Anna Richelli","raw_affiliation_strings":["University of Brescia,Department of Information Engineering,Brescia,Italy","Department of Information Engineering, University of Brescia, Brescia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Brescia,Department of Information Engineering,Brescia,Italy","institution_ids":["https://openalex.org/I79940851"]},{"raw_affiliation_string":"Department of Information Engineering, University of Brescia, Brescia, Italy","institution_ids":["https://openalex.org/I79940851"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7198,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90287873,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"405","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"ultra-low power","score":0.722000002861023},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"input offset voltage","score":0.5839999914169312},{"id":"https://openalex.org/keywords/input-noise","display_name":"input noise","score":0.5690000057220459},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"common-mode rejection ratio","score":0.5619999766349792},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"power supply rejection ratio","score":0.7360000014305115},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.7390000224113464}],"concepts":[{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6009037494659424},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5245245695114136},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5074173808097839},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4991188049316406},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.48444512486457825},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41266030073165894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34978973865509033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.28870970010757446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27152496576309204},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17224225401878357},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12203925848007202}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911357","doi":"https://doi.org/10.1109/esscirc55480.2022.9911357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911357","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"European Solid-State Circuits Conference (ESSCIRC)","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.polito.it:11583/2972539","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/11583/2972539","pdf_url":"https://iris.polito.it/bitstream/11583/2972539/1/2022103951.pdf","source":{"id":"https://openalex.org/S7407055329","display_name":"PORTO@Iris","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unibs.it:11379/571754","doi":null,"is_oa":false,"landing_page_url":"https://hdl.handle.net/11379/571754","pdf_url":null,"source":{"id":"https://openalex.org/S4306400804","display_name":"Institutional Research Information System (Universit\u00e0 degli Studi di Brescia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.polito.it:11583/2972539","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/11583/2972539","pdf_url":"https://iris.polito.it/bitstream/11583/2972539/1/2022103951.pdf","source":{"id":"https://openalex.org/S7407055329","display_name":"PORTO@Iris","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4308089751.pdf","grobid_xml":"https://content.openalex.org/works/W4308089751.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1976818170","https://openalex.org/W2109472370","https://openalex.org/W2211705316","https://openalex.org/W2289273956","https://openalex.org/W2555225152","https://openalex.org/W2750980419","https://openalex.org/W2769956680","https://openalex.org/W2884373959","https://openalex.org/W3092294992","https://openalex.org/W3111010507","https://openalex.org/W3140001966","https://openalex.org/W4238680899"],"related_works":["https://openalex.org/W4310502288","https://openalex.org/W2021106971","https://openalex.org/W2949065362","https://openalex.org/W1978079883","https://openalex.org/W2003730876","https://openalex.org/W2050563965","https://openalex.org/W1981837027","https://openalex.org/W2003444784","https://openalex.org/W4392340107","https://openalex.org/W1507389850"],"abstract_inverted_index":{"A":[0,59],"reconfigurable,":[1],"high-impedance,":[2],"DC-coupled":[3],"low-frequency":[4],"digital":[5,47],"acquisition":[6],"front-end":[7],"(DAFE)":[8],"suitable":[9],"to":[10,20,23],"operate":[11],"under":[12],"a":[13,36,74,79,92,106],"power":[14,26],"supply":[15],"voltage":[16,97],"ranging":[17],"from":[18],"0.2":[19],"IV":[21],"down":[22],"600":[24],"pW":[25],"is":[27,40],"presented":[28],"in":[29],"this":[30],"paper.":[31],"Matching-indifferent":[32],"DC":[33],"accuracy":[34],"over":[35],"rail-to-rail":[37],"input":[38,87,95],"range":[39],"uniquely":[41],"achieved":[42],"by":[43],"the":[44,64],"new":[45],"time-multiplexed":[46],"differential":[48],"amplification":[49],"technique":[50],"at":[51,73,112],"ultra-low":[52],"area":[53],"and":[54,57,104],"without":[55],"chopping":[56],"auto-zeroing.":[58],"180":[60],"nm":[61],"testchip":[62],"of":[63,89],"proposed":[65],"DAFE":[66],"occupies":[67],"0.00945":[68],"mm2and":[69],"draws":[70],"4.5":[71],"nW":[72],"0.4":[75],"V":[76],"supply,":[77],"has":[78],"120":[80],"Hz":[81],"gain-bandwidth":[82],"product,":[83],"with":[84],"an":[85],"in-band":[86],"noise":[88],"11.3":[90],"\u00b5Vrms,":[91],"137":[93],"\u00b5V":[94],"offset":[96],"standard":[98],"deviation,":[99],"65.7dB":[100],"CMRR,":[101],"63.8dB":[102],"PSRR,":[103],"provides":[105],"46.5dB-SFDR,":[107],"6.9":[108],"bit-ENOB":[109],"digitized":[110],"output":[111],"-12":[113],"dBFS.":[114]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-11-08T00:00:00"}