{"id":"https://openalex.org/W4298075469","doi":null,"title":"Next building block in a highly innovative SoC-ASIC-FPGA collaborative offering : CIM PACA Design Platform IP Room","display_name":"Next building block in a highly innovative SoC-ASIC-FPGA collaborative offering : CIM PACA Design Platform IP Room","publication_year":2009,"publication_date":"2009-09-22","ids":{"openalex":"https://openalex.org/W4298075469"},"language":"en","primary_location":{"id":"pmh:oai:HAL:hal-00424230v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-00424230","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Forum SAME (Sophia Antipolis Microelectronics), Sep 2009, Valbonne, France. pp.University Booth, Session 3 (Design Methodology), Demo 7","raw_type":"info:eu-repo/semantics/conferenceObject"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005675100","display_name":"J.J. Khan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Khan, J.J.","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053483695","display_name":"M. Dubois","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dubois, M.","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059316155","display_name":"Michel Auguin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210095736","display_name":"Laboratoire d'\u00c9lectronique, Antennes et T\u00e9l\u00e9communications","ror":"https://ror.org/00ah32k04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I201841394","https://openalex.org/I4210095736","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Auguin, Michel","raw_affiliation_strings":["Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications","institution_ids":["https://openalex.org/I4210095736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072198220","display_name":"Alain P\u00e9gatoquet","orcid":"https://orcid.org/0000-0001-9711-2209","observed_orcids":["https://orcid.org/0000-0001-9711-2209"]},"institutions":[{"id":"https://openalex.org/I4210095736","display_name":"Laboratoire d'\u00c9lectronique, Antennes et T\u00e9l\u00e9communications","ror":"https://ror.org/00ah32k04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I201841394","https://openalex.org/I4210095736","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pegatoquet, Alain","raw_affiliation_strings":["Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications","institution_ids":["https://openalex.org/I4210095736"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081333630","display_name":"Pierre Bricaud","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bricaud, P.","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29828589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"ISBN : 2-9524014-4-6","issue":null,"first_page":"University Booth, Session 3 (Design Methodology), Demo 7","last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.01889999955892563,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ip-core","display_name":"IP core","score":0.5460000038146973},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.6110000014305115},{"id":"https://openalex.org/keywords/application-specific-integrated-circuits","display_name":"application-specific integrated circuits","score":0.7770000100135803},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.9150000214576721}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8399057388305664},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7681993246078491},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6530058979988098},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6254405379295349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.609290361404419},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5891733169555664},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.321658730506897},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:HAL:hal-00424230v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-00424230","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Forum SAME (Sophia Antipolis Microelectronics), Sep 2009, Valbonne, France. pp.University Booth, Session 3 (Design Methodology), Demo 7","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4301043479","https://openalex.org/W2610907786","https://openalex.org/W2906394252","https://openalex.org/W4229507962","https://openalex.org/W4248140061","https://openalex.org/W4299599467","https://openalex.org/W2112022414","https://openalex.org/W2780121675","https://openalex.org/W182590700","https://openalex.org/W2734190403"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2022-10-01T00:00:00"}