{"id":"https://openalex.org/W4295736033","doi":"https://doi.org/10.1007/978-1-4842-6351-8_18","title":"Generative Programming","display_name":"Generative Programming","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4295736033","doi":"https://doi.org/10.1007/978-1-4842-6351-8_18"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4842-6351-8_18","doi":"https://doi.org/10.1007/978-1-4842-6351-8_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4842-6351-8_18","pdf_url":null,"source":{"id":"https://openalex.org/S4306462844","display_name":"Apress eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"A Practical Guide to Verilog-A","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W4295736456","display_name":"A Practical Guide to Verilog-A"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017852311","display_name":"Slobodan Mijalkovi\u0107","orcid":"https://orcid.org/0000-0002-5565-8921","observed_orcids":["https://orcid.org/0000-0002-5565-8921"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Slobodan Mijalkovi\u0107","raw_affiliation_strings":["The Hague, Zuid-Holland, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Hague, Zuid-Holland, The Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5017852311"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.454800009727478,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.454800009727478,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3328000009059906,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0414000004529953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/generative-programming","display_name":"generative programming","score":0.9860000014305115},{"id":"https://openalex.org/keywords/verilog-a","display_name":"Verilog-A","score":0.9240000247955322},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.6980000138282776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8197168111801147},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7371551990509033},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.630975604057312},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.6044025421142578},{"id":"https://openalex.org/C39890363","wikidata":"https://www.wikidata.org/wiki/Q36108","display_name":"Generative grammar","level":2,"score":0.5317125916481018},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4284437894821167},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3617451786994934}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4842-6351-8_18","doi":"https://doi.org/10.1007/978-1-4842-6351-8_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4842-6351-8_18","pdf_url":null,"source":{"id":"https://openalex.org/S4306462844","display_name":"Apress eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"A Practical Guide to Verilog-A","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W618798609","https://openalex.org/W3021640355","https://openalex.org/W2105231259","https://openalex.org/W4231996765","https://openalex.org/W2264283812","https://openalex.org/W2336027709","https://openalex.org/W4392896446","https://openalex.org/W4241212442","https://openalex.org/W2944673981","https://openalex.org/W7056655518"],"abstract_inverted_index":{"Generative":[0],"programming":[1],"is":[2,22,81],"used":[3],"to":[4,45,58,73,83],"create":[5],"conditional":[6,76],"or":[7],"multiple":[8],"instances":[9],"of":[10,62,100],"modules,":[11],"branches,":[12],"functions,":[13],"variables,":[14],"nets,":[15],"and":[16,28,33,50,77,107],"other":[17],"generable":[18],"module":[19],"items.":[20],"This":[21],"a":[23],"powerful":[24],"tool":[25],"for":[26,39,55],"parameterizing":[27],"configuring":[29],"the":[30,42,53,60,66,74,98,101],"module's":[31],"architecture":[32],"simplifying":[34],"its":[35],"implementation.":[36],"It":[37],"allows":[38],"modules":[40],"with":[41],"repetitive":[43],"structure":[44,61],"be":[46],"described":[47],"more":[48],"concisely":[49],"also":[51],"provides":[52],"ability":[54],"parameter":[56],"values":[57],"affect":[59],"Verilog-A":[63],"models.":[64],"Although":[65],"generate":[67],"statements":[68,94],"use":[69],"syntax":[70],"very":[71],"similar":[72],"procedural":[75],"looping":[78],"statements,":[79],"it":[80],"important":[82],"recognize":[84],"that":[85],"they":[86],"do":[87],"not":[88],"execute":[89],"at":[90],"simulation":[91],"time.":[92],"Generate":[93],"are":[95],"executed":[96],"during":[97],"elaboration":[99],"model":[102],"which":[103],"occurs":[104],"after":[105],"parsing":[106],"before":[108],"simulation.":[109]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-10-10T09:11:00.788812","created_date":"2022-09-15T00:00:00"}