{"id":"https://openalex.org/W4293209535","doi":"https://doi.org/10.1007/978-981-19-0615-2","title":"A Practical Guide for Simulation and FPGA Implementation of Digital Design","display_name":"A Practical Guide for Simulation and FPGA Implementation of Digital Design","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4293209535","doi":"https://doi.org/10.1007/978-981-19-0615-2"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-19-0615-2","doi":"https://doi.org/10.1007/978-981-19-0615-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-19-0615-2","pdf_url":null,"source":{"id":"https://openalex.org/S4210192564","display_name":"Computer architecture and design methodologies","issn_l":"2367-3486","issn":["2367-3486","2367-3478"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer Architecture and Design Methodologies","raw_type":"book"},"volume":null,"type":"book","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075772869","display_name":"Bekkay Hajji","orcid":"https://orcid.org/0009-0004-3150-3564","observed_orcids":["https://orcid.org/0009-0004-3150-3564"]},"institutions":[{"id":"https://openalex.org/I4210108110","display_name":"Mohamed I University","ror":"https://ror.org/01ejxf797","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210108110"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Bekkay Hajji","raw_affiliation_strings":["National School of Applied Sciences, Mohammed first University, Oujda, Morocco"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National School of Applied Sciences, Mohammed first University, Oujda, Morocco","institution_ids":["https://openalex.org/I4210108110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005859792","display_name":"A. Mellit","orcid":"https://orcid.org/0000-0001-5458-3502","observed_orcids":["https://orcid.org/0000-0001-5458-3502","https://orcid.org/0000-0001-7439-2033","https://orcid.org/0000-0001-6230-6070"]},"institutions":[{"id":"https://openalex.org/I116970179","display_name":"University of Jijel","ror":"https://ror.org/03kkfk814","country_code":"DZ","type":"education","lineage":["https://openalex.org/I116970179"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Adel Mellit","raw_affiliation_strings":["Renewable Energy Laboratory, University of Jijel, Jijel, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renewable Energy Laboratory, University of Jijel, Jijel, Algeria","institution_ids":["https://openalex.org/I116970179"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027086604","display_name":"Loubna Bouselham","orcid":"https://orcid.org/0000-0003-0752-4256","observed_orcids":["https://orcid.org/0000-0003-0752-4256"]},"institutions":[{"id":"https://openalex.org/I4210093720","display_name":"National School of Architecture","ror":"https://ror.org/00n7n3773","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210093720"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Loubna Bouselham","raw_affiliation_strings":["National School of Architecture, Oujda, Morocco"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National School of Architecture, Oujda, Morocco","institution_ids":["https://openalex.org/I4210093720"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7168,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6481775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6371999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6371999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.26420000195503235,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06620000302791595,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.8069999814033508},{"id":"https://openalex.org/keywords/digital-design","display_name":"digital design","score":0.8330000042915344},{"id":"https://openalex.org/keywords/simulation","display_name":"simulation","score":0.6269999742507935},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.6970000267028809},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.6570000052452087},{"id":"https://openalex.org/keywords/laboratory-exercises","display_name":"laboratory exercises","score":0.4860000014305115}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7476853728294373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6190982460975647},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41754329204559326},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32017433643341064}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-19-0615-2","doi":"https://doi.org/10.1007/978-981-19-0615-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-19-0615-2","pdf_url":null,"source":{"id":"https://openalex.org/S4210192564","display_name":"Computer architecture and design methodologies","issn_l":"2367-3486","issn":["2367-3486","2367-3478"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer Architecture and Design Methodologies","raw_type":"book"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2206196843","https://openalex.org/W2206317695","https://openalex.org/W588038372","https://openalex.org/W4415174752","https://openalex.org/W3174754918","https://openalex.org/W7151299528","https://openalex.org/W1520985781","https://openalex.org/W7045118584","https://openalex.org/W2563318111","https://openalex.org/W6999759614"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2022-08-27T00:00:00"}