{"id":"https://openalex.org/W4289890744","doi":"https://doi.org/10.9734/bpi/tier/v7/7358f","title":"The Mixed Logic Style based High-performance Binary Adder for ASIC Applications","display_name":"The Mixed Logic Style based High-performance Binary Adder for ASIC Applications","publication_year":2022,"publication_date":"2022-08-01","ids":{"openalex":"https://openalex.org/W4289890744","doi":"https://doi.org/10.9734/bpi/tier/v7/7358f"},"language":"en","primary_location":{"id":"doi:10.9734/bpi/tier/v7/7358f","doi":"https://doi.org/10.9734/bpi/tier/v7/7358f","is_oa":false,"landing_page_url":"https://doi.org/10.9734/bpi/tier/v7/7358f","pdf_url":null,"source":{"id":"https://openalex.org/S4306486234","display_name":"Book Publisher International (a part of SCIENCEDOMAIN International)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technological Innovation in Engineering Research Vol. 7","raw_type":"book-chapter"},"volume":null,"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041927806","display_name":"Chaitanya Kommu","orcid":"https://orcid.org/0000-0001-7494-2939","observed_orcids":["https://orcid.org/0000-0001-7494-2939"]},"institutions":[{"id":"https://openalex.org/I885392262","display_name":"GITAM University","ror":"https://ror.org/0440p1d37","country_code":"IN","type":"education","lineage":["https://openalex.org/I885392262"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chaitanya Kommu","raw_affiliation_strings":["EECE, GITAM (Deemed to be University), Visakhapatnam, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECE, GITAM (Deemed to be University), Visakhapatnam, Andhra Pradesh, India","institution_ids":["https://openalex.org/I885392262"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020228997","display_name":"A. Daisy Rani","orcid":"https://orcid.org/0000-0003-2005-3727","observed_orcids":["https://orcid.org/0000-0003-2005-3727","https://orcid.org/0000-0001-6914-1264"]},"institutions":[{"id":"https://openalex.org/I100887729","display_name":"Andhra University","ror":"https://ror.org/049skhf47","country_code":"IN","type":"education","lineage":["https://openalex.org/I100887729"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Daisy Rani","raw_affiliation_strings":["dr.adaisyrani@andhrauniversity.edu.in"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"dr.adaisyrani@andhrauniversity.edu.in","institution_ids":["https://openalex.org/I100887729"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"26","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmission-gate-logic","display_name":"transmission gate logic","score":0.8360000252723694},{"id":"https://openalex.org/keywords/transistor-count-reduction","display_name":"transistor count reduction","score":0.699999988079071},{"id":"https://openalex.org/keywords/switching-activity-reduction","display_name":"switching activity reduction","score":0.9240000247955322},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.6650000214576721},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"propagation delay","score":0.8650000095367432},{"id":"https://openalex.org/keywords/arithmetic-units","display_name":"arithmetic units","score":0.49399998784065247},{"id":"https://openalex.org/keywords/asic","display_name":"ASIC","score":0.5049999952316284}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8861256837844849},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6390886902809143},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6374908685684204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5906410813331604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.583699107170105},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5141868591308594},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5083374381065369},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4944779872894287},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4683240056037903},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4311259388923645},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37275493144989014},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.30890968441963196},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2990654408931732},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2861219346523285},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2829267978668213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2252260148525238},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15311557054519653},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13264593482017517},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09767895936965942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.9734/bpi/tier/v7/7358f","doi":"https://doi.org/10.9734/bpi/tier/v7/7358f","is_oa":false,"landing_page_url":"https://doi.org/10.9734/bpi/tier/v7/7358f","pdf_url":null,"source":{"id":"https://openalex.org/S4306486234","display_name":"Book Publisher International (a part of SCIENCEDOMAIN International)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technological Innovation in Engineering Research Vol. 7","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-05193785v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-05193785","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Technological Innovation in Engineering Research Vol. 7, 7, BP International, pp.26-40, 2022","raw_type":"info:eu-repo/semantics/bookPart"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4250728618","https://openalex.org/W2547294848","https://openalex.org/W2098769011","https://openalex.org/W2183446361","https://openalex.org/W3143655061","https://openalex.org/W322236169","https://openalex.org/W4401435269","https://openalex.org/W1517039217","https://openalex.org/W2751937297","https://openalex.org/W2183933521"],"abstract_inverted_index":{"The":[0,29,55,67,85],"fundamental":[1],"building":[2],"blocks":[3],"for":[4],"creating":[5],"data":[6],"processing":[7],"arithmetic":[8],"units":[9],"are":[10,72],"binary":[11],"adders.":[12],"This":[13],"paper":[14],"presents":[15],"a":[16,36,109],"unique":[17],"one-bit":[18,30],"full":[19,31],"adder":[20,32,95],"that":[21],"was":[22],"created":[23],"using":[24,35],"Mixed":[25],"Logic":[26],"Design":[27],"(MLS).":[28],"is":[33,89],"designed":[34],"variety":[37],"of":[38,62,112],"logic":[39],"topologies,":[40],"including":[41],"High-Skew":[42],"(Hi-Skew),":[43],"Low-Skew":[44],"(Li-Skew),":[45],"TGL":[46],"(Transmission":[47],"Gate":[48],"Logic),":[49],"and":[50,64,70,77,108],"DVL":[51],"(Dual":[52],"Voltage":[53],"Logic).":[54],"proposed":[56,101],"design":[57],"can":[58],"reduce":[59],"the":[60,79,93,100],"number":[61],"transistors":[63],"switching":[65],"activity.":[66],"circuit's":[68],"power":[69,106],"speed":[71],"modified":[73],"by":[74],"combining":[75],"topologies":[76],"choosing":[78],"appropriate":[80],"input":[81],"signal":[82],"to":[83,91],"transfer.":[84],"H-SPICE":[86],"simulation":[87],"tool":[88],"used":[90],"evaluate":[92],"Full":[94],"at":[96,114],"different":[97],"voltages.":[98],"Hence":[99],"MLS":[102],"provides":[103],"83.53%":[104],"less":[105],"consumption":[107],"Propagation":[110],"Delay":[111],"14.02%":[113],"0.8v.":[115]},"counts_by_year":[],"updated_date":"2026-10-25T09:29:13.331239","created_date":"2022-08-05T00:00:00"}