{"id":"https://openalex.org/W4285246643","doi":"https://doi.org/10.1109/tvlsi.2022.3175067","title":"Power Side-Channel Leakage Assessment Framework at Register-Transfer Level","display_name":"Power Side-Channel Leakage Assessment Framework at Register-Transfer Level","publication_year":2022,"publication_date":"2022-05-24","ids":{"openalex":"https://openalex.org/W4285246643","doi":"https://doi.org/10.1109/tvlsi.2022.3175067"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3175067","doi":"https://doi.org/10.1109/tvlsi.2022.3175067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3175067","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074761519","display_name":"Nitin Pundir","orcid":"https://orcid.org/0000-0001-5687-6237","observed_orcids":["https://orcid.org/0000-0001-5687-6237"]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nitin Pundir","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0001-5687-6237","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101972772","display_name":"Jungmin Park","orcid":"https://orcid.org/0000-0002-2608-3858","observed_orcids":["https://orcid.org/0000-0002-2608-3858"]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jungmin Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-2608-3858","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019820972","display_name":"Farimah Farahmandi","orcid":"https://orcid.org/0000-0003-1535-0938","observed_orcids":["https://orcid.org/0000-0003-1535-0938"]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farimah Farahmandi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Mohammad Tehranipoor","orcid":"https://orcid.org/0009-0006-8410-2347","observed_orcids":["https://orcid.org/0009-0006-8410-2347","https://orcid.org/0000-0003-4699-3231"]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":{"value":2195,"currency":"USD","value_usd":2195},"apc_paid":null,"fwci":2.7125,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.91751707,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"30","issue":"9","first_page":"1207","last_page":"1218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-side-channel-attacks","display_name":"power side-channel attacks","score":0.9539999961853027},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"register transfer level","score":0.8090000152587891},{"id":"https://openalex.org/keywords/cryptographic-hardware","display_name":"cryptographic hardware","score":0.5429999828338623},{"id":"https://openalex.org/keywords/post-quantum-cryptography","display_name":"post-quantum cryptography","score":0.9919999837875366},{"id":"https://openalex.org/keywords/saber","display_name":"SABER","score":0.8130000233650208},{"id":"https://openalex.org/keywords/aes","display_name":"AES","score":0.8080000281333923},{"id":"https://openalex.org/keywords/present-cipher","display_name":"PRESENT cipher","score":0.9240000247955322},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.5270000100135803},{"id":"https://openalex.org/keywords/asic","display_name":"ASIC","score":0.9819999933242798},{"id":"https://openalex.org/keywords/side-channel-countermeasures","display_name":"side-channel countermeasures","score":0.8539999723434448},{"id":"https://openalex.org/keywords/sign-off","display_name":"sign-off","score":0.3880000114440918},{"id":"https://openalex.org/keywords/threshold-implementation","display_name":"threshold implementation","score":0.5709999799728394},{"id":"https://openalex.org/keywords/t-statistic","display_name":"t-statistic","score":0.4860000014305115}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6882724165916443},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6528727412223816},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.650796115398407},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5914275646209717},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.5877434611320496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5741173028945923},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5651450157165527},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5647071599960327},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5290326476097107},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.46773630380630493},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.44667360186576843},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43381279706954956},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36472076177597046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3507642149925232},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.280617356300354},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.24138635396957397},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15597742795944214},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12943685054779053},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12057837843894958},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08614668250083923},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3175067","doi":"https://doi.org/10.1109/tvlsi.2022.3175067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3175067","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W65771150","https://openalex.org/W191000419","https://openalex.org/W1480799882","https://openalex.org/W1560022750","https://openalex.org/W1562542037","https://openalex.org/W1575446397","https://openalex.org/W1740609432","https://openalex.org/W1752847028","https://openalex.org/W1862426464","https://openalex.org/W1873852107","https://openalex.org/W1894646615","https://openalex.org/W1965555277","https://openalex.org/W1980800274","https://openalex.org/W2042289342","https://openalex.org/W2105114022","https://openalex.org/W2114286085","https://openalex.org/W2154909745","https://openalex.org/W2292992927","https://openalex.org/W2403933547","https://openalex.org/W2587345967","https://openalex.org/W2613984112","https://openalex.org/W2749240066","https://openalex.org/W2794597406","https://openalex.org/W2902086429","https://openalex.org/W2944942867","https://openalex.org/W2964145717","https://openalex.org/W2989118151","https://openalex.org/W2996111659","https://openalex.org/W2998730820","https://openalex.org/W3012255206","https://openalex.org/W3023641472","https://openalex.org/W3028559075","https://openalex.org/W3038933981","https://openalex.org/W3165549583","https://openalex.org/W3173700271","https://openalex.org/W3213454084","https://openalex.org/W4253111648"],"related_works":["https://openalex.org/W2964145717","https://openalex.org/W3213454084","https://openalex.org/W4395680523","https://openalex.org/W4408048743","https://openalex.org/W3175149667","https://openalex.org/W4409285494","https://openalex.org/W4411726652","https://openalex.org/W7130717341","https://openalex.org/W4413755250","https://openalex.org/W3028559075"],"abstract_inverted_index":{"Power":[0],"side-channel":[1],"(PSC)":[2],"attacks":[3],"received":[4],"significant":[5],"attention":[6],"over":[7],"the":[8,37,41,47,50,57,64,86,92,96,102,124,159,196,206,210,215,222,232],"past":[9],"two":[10],"decades":[11],"due":[12,39],"to":[13,30,36,40,73,99,120,133],"their":[14],"effectiveness":[15],"in":[16,45,55,123,135,221],"breaking":[17],"mathematically":[18],"strong":[19],"cryptographic":[20,80,165],"implementations.":[21,166],"However,":[22],"most":[23],"existing":[24],"PSC":[25,77,115,218],"assessment":[26,78,90,227,234],"frameworks":[27],"apply":[28,101],"only":[29],"post-silicon":[31],"implementations;":[32],"this":[33,155],"is":[34],"unfavorable":[35],"industry":[38],"lack":[42],"of":[43,79,161,217],"flexibility":[44,98],"fixing":[46],"design":[48,59,126,137,147],"and":[49,82,145,152,184,200,213],"high":[51],"cost/time":[52],"penalty":[53],"incurred":[54],"redoing":[56],"entire":[58],"cycle.":[60],"This":[61],"article":[62],"presents":[63],"register":[65],"transfer":[66],"level":[67],"(RTL)-power":[68],"analysis":[69],"tool":[70],"(PAT)":[71],"framework":[72,113,207],"perform":[74,134],"a":[75,110,118,191],"technology-independent":[76],"(pre-":[81],"post-quantum)":[83],"hardware":[84],"at":[85,91],"RTL":[87,93],"stage.":[88],"Performing":[89],"gives":[94],"designers":[95],"utmost":[97],"quickly":[100],"countermeasures":[103,219],"locally.":[104],"RTL-PAT":[105,140,162,226],"can":[106,141],"also":[107,189],"serve":[108],"as":[109,235],"front-end":[111],"sign-off":[112],"for":[114,149,171],"leakage,":[116],"allowing":[117],"designer":[119],"make":[121],"changes":[122],"early":[125],"stage,":[127],"which":[128,174,194],"would":[129],"otherwise":[130],"be":[131],"difficult/time-consuming":[132],"subsequent":[136],"stages.":[138],"Furthermore,":[139],"analyze":[142,190],"both":[143],"FPGA":[144],"ASIC":[146],"flows":[148],"standalone":[150,172],"IPs":[151],"SoCs.":[153],"In":[154],"article,":[156],"we":[157],"present":[158],"efficacy":[160,216],"on":[163],"several":[164],"The":[167,202,224],"results":[168,203,228],"are":[169,229],"presented":[170],"IPs,":[173],"include":[175],"different":[176],"AES":[177],"implementations":[178],"(Galois":[179],"field,":[180],"lookup":[181],"table,":[182],"pipelined,":[183],"threshold":[185],"implementation)":[186],"andPRESENTcipher.":[187],"We":[188],"large-scale":[192],"SoC,":[193],"includes":[195],"post-quantum":[197],"SABER":[198],"implementation":[199],"AES.":[201],"show":[204],"that":[205],"effectively":[208],"identifies":[209],"leaky":[211],"modules":[212],"validates":[214],"implemented":[220],"RTL.":[223],"obtained":[225],"validated":[230],"with":[231],"post-silicon$t$-statistics":[233],"well.":[236]},"counts_by_year":[{"year":2026,"cited_by_count":9},{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":4}],"updated_date":"2026-10-24T09:50:30.924529","created_date":"2022-07-14T00:00:00"}