{"id":"https://openalex.org/W4285204409","doi":"https://doi.org/10.1109/mm.2022.3188136","title":"SpecHLS: Speculative Accelerator Design Using High-Level Synthesis","display_name":"SpecHLS: Speculative Accelerator Design Using High-Level Synthesis","publication_year":2022,"publication_date":"2022-07-04","ids":{"openalex":"https://openalex.org/W4285204409","doi":"https://doi.org/10.1109/mm.2022.3188136"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2022.3188136","doi":"https://doi.org/10.1109/mm.2022.3188136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2022.3188136","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-03714101","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036220710","display_name":"Jean-Michel Gorius","orcid":"https://orcid.org/0000-0002-9065-1717","observed_orcids":["https://orcid.org/0000-0002-9065-1717"]},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Michel Gorius","raw_affiliation_strings":["Inria, CNRS, IRISA, Université de Rennes, Rennes, France"],"raw_orcid":"https://orcid.org/0000-0002-9065-1717","affiliations":[{"raw_affiliation_string":"Inria, CNRS, IRISA, Université de Rennes, Rennes, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012750585","display_name":"Simon Rokicki","orcid":"https://orcid.org/0000-0002-0195-096X","observed_orcids":["https://orcid.org/0000-0002-0195-096X"]},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Simon Rokicki","raw_affiliation_strings":["Inria, CNRS, IRISA, Université de Rennes, Rennes, France"],"raw_orcid":"https://orcid.org/0000-0002-0195-096X","affiliations":[{"raw_affiliation_string":"Inria, CNRS, IRISA, Université de Rennes, Rennes, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053526033","display_name":"Steven Derrien","orcid":"https://orcid.org/0000-0002-6281-083X","observed_orcids":["https://orcid.org/0000-0002-6281-083X"]},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Steven Derrien","raw_affiliation_strings":["Inria, CNRS, IRISA, Université de Rennes, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria, CNRS, IRISA, Université de Rennes, Rennes, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":2.606,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90077293,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"42","issue":"5","first_page":"99","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speculative-execution","display_name":"speculative execution","score":0.8040000200271606},{"id":"https://openalex.org/keywords/hardware-accelerators","display_name":"hardware accelerators","score":0.9340000152587891},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.9980000257492065},{"id":"https://openalex.org/keywords/source-to-source-compilation","display_name":"source-to-source compilation","score":0.671999990940094},{"id":"https://openalex.org/keywords/control-flow-complexity","display_name":"control flow complexity","score":0.5429999828338623},{"id":"https://openalex.org/keywords/graph-analysis","display_name":"graph analysis","score":0.8309999704360962},{"id":"https://openalex.org/keywords/unstructured-text-analysis","display_name":"unstructured text analysis","score":0.8410000205039978}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8355767726898193},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7743239998817444},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5986990332603455},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.598133385181427},{"id":"https://openalex.org/C47941915","wikidata":"https://www.wikidata.org/wiki/Q107885","display_name":"Speculation","level":2,"score":0.5537381172180176},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.5138266682624817},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.49121469259262085},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.48822787404060364},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.48370128870010376},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37453463673591614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3557862639427185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30723845958709717},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2854618430137634},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.14456015825271606},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.12514644861221313},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12048819661140442},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2022.3188136","doi":"https://doi.org/10.1109/mm.2022.3188136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2022.3188136","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-03714101v1","doi":null,"is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03714101","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro, In press, pp.1-10. ⟨10.1109/mm.2022.3188136⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03714101v1","doi":null,"is_oa":true,"landing_page_url":"https://inria.hal.science/hal-03714101","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro, In press, pp.1-10. ⟨10.1109/mm.2022.3188136⟩","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1964629970","https://openalex.org/W2012471639","https://openalex.org/W2089294198","https://openalex.org/W2585583922","https://openalex.org/W2727601536","https://openalex.org/W2788211964","https://openalex.org/W2790678706","https://openalex.org/W2918135736","https://openalex.org/W3091672208","https://openalex.org/W4252176599"],"related_works":["https://openalex.org/W4391958314","https://openalex.org/W2142305167","https://openalex.org/W3091672208","https://openalex.org/W7052693429","https://openalex.org/W7043815001","https://openalex.org/W4416307195","https://openalex.org/W3032177099","https://openalex.org/W2789928742","https://openalex.org/W4399793645","https://openalex.org/W7205862512"],"abstract_inverted_index":{"Custom":[0],"hardware":[1,74,92],"accelerators":[2],"usage":[3],"is":[4,24],"shifting":[5],"toward":[6],"new":[7],"application":[8],"domains":[9],"such":[10],"as":[11],"graph":[12],"analytics":[13],"and":[14,84],"unstructured":[15],"text":[16],"analysis.":[17],"These":[18],"applications":[19],"expose":[20],"complex":[21],"control-flow":[22],"which":[23],"challenging":[25],"to":[26,28,50,58,89],"map":[27],"hardware,":[29],"especially":[30],"when":[31],"operating":[32],"from":[33],"a":[34,71,79],"C/C++":[35],"description":[36],"using":[37],"high-level":[38],"synthesis":[39,75],"toolchains.":[40],"Several":[41],"approaches":[42],"relying":[43],"on":[44,78],"speculative":[45,91],"execution":[46],"have":[47],"been":[48],"proposed":[49],"overcome":[51],"those":[52],"limitations,":[53],"but":[54],"they":[55],"often":[56],"fail":[57],"handle":[59],"the":[60],"multiple":[61],"interacting":[62],"speculations":[63],"required":[64],"for":[65],"realistic":[66],"use-cases.":[67],"This":[68],"article":[69],"proposes":[70],"fully":[72],"automated":[73],"flow":[76],"based":[77],"source-to-source":[80],"compiler":[81],"that":[82],"identifies":[83],"explores":[85],"intricate":[86],"speculation":[87],"configurations":[88],"generate":[90],"accelerators.":[93]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-07-14T00:00:00"}