{"id":"https://openalex.org/W4283754792","doi":"https://doi.org/10.1142/s0218126622200043","title":"Single-CFOA-Single-External-Capacitor-Based Partially-Active-R SRCOs: The Fourth Missing Circuit","display_name":"Single-CFOA-Single-External-Capacitor-Based Partially-Active-R SRCOs: The Fourth Missing Circuit","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4283754792","doi":"https://doi.org/10.1142/s0218126622200043"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622200043","doi":"https://doi.org/10.1142/s0218126622200043","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622200043","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034654835","display_name":"Dharmesh Kumar Srivastava","orcid":"https://orcid.org/0000-0003-2381-9732","observed_orcids":["https://orcid.org/0000-0003-2381-9732"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dharmesh Kumar Srivastava","raw_affiliation_strings":["Department of Electronics and Communication, SR Institute of Management and Technology, Lucknow 226201, Uttar Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, SR Institute of Management and Technology, Lucknow 226201, Uttar Pradesh, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059205926","display_name":"Raj Senani","orcid":"https://orcid.org/0000-0002-0950-7305","observed_orcids":["https://orcid.org/0000-0002-0950-7305"]},"institutions":[{"id":"https://openalex.org/I36090812","display_name":"Netaji Subhas University of Technology","ror":"https://ror.org/01fczmh85","country_code":"IN","type":"education","lineage":["https://openalex.org/I36090812"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Raj Senani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, Dwarka, New Delhi 110078, India"],"raw_orcid":"https://orcid.org/0000-0002-0950-7305","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Netaji Subhas University of Technology, Dwarka, New Delhi 110078, India","institution_ids":["https://openalex.org/I36090812"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061014562","display_name":"Data Ram Bhaskar","orcid":"https://orcid.org/0000-0001-6322-3998","observed_orcids":["https://orcid.org/0000-0001-6322-3998"]},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Data Ram Bhaskar","raw_affiliation_strings":["Department of Electrical Engineering, Delhi Technological University, Shahbad, Daulatpur, Main Bawana Road, New Delhi 110042, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Delhi Technological University, Shahbad, Daulatpur, Main Bawana Road, New Delhi 110042, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059205926"],"corresponding_institution_ids":["https://openalex.org/I36090812"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"18","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9229000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9229000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.06340000033378601,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-feedback-amplifier","display_name":"current feedback operational amplifier","score":0.8820000290870667},{"id":"https://openalex.org/keywords/frequency-regulation","display_name":"frequency regulation","score":0.6340000033378601},{"id":"https://openalex.org/keywords/oscillation-condition","display_name":"oscillation condition","score":0.7730000019073486}],"concepts":[{"id":"https://openalex.org/C68742264","wikidata":"https://www.wikidata.org/wiki/Q1736442","display_name":"Current-feedback operational amplifier","level":5,"score":0.7985306978225708},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.7723574638366699},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6367652416229248},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.6250398755073547},{"id":"https://openalex.org/C2778439541","wikidata":"https://www.wikidata.org/wiki/Q7106412","display_name":"Oscillation (cell signaling)","level":2,"score":0.5432743430137634},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4875316321849823},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.4369082450866699},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4090628921985626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3976951241493225},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.39136096835136414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36555421352386475},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3237963318824768},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2417829930782318},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.15457206964492798},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11084768176078796},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06972295045852661},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622200043","doi":"https://doi.org/10.1142/s0218126622200043","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622200043","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W128733064","https://openalex.org/W1550841100","https://openalex.org/W1968702377","https://openalex.org/W1972392112","https://openalex.org/W1972430940","https://openalex.org/W1972755178","https://openalex.org/W1985553213","https://openalex.org/W1986576672","https://openalex.org/W2028439710","https://openalex.org/W2032595694","https://openalex.org/W2037612384","https://openalex.org/W2040618110","https://openalex.org/W2050676600","https://openalex.org/W2069025979","https://openalex.org/W2071635173","https://openalex.org/W2082989571","https://openalex.org/W2083920673","https://openalex.org/W2087517537","https://openalex.org/W2090655862","https://openalex.org/W2106220887","https://openalex.org/W2152038393","https://openalex.org/W2154735034","https://openalex.org/W2158039164","https://openalex.org/W2158995433","https://openalex.org/W2170409192","https://openalex.org/W2170679221","https://openalex.org/W2317378226","https://openalex.org/W2328180474","https://openalex.org/W2490460719","https://openalex.org/W4243232850"],"related_works":["https://openalex.org/W3145399600","https://openalex.org/W2170409192","https://openalex.org/W2997427486","https://openalex.org/W4394958444","https://openalex.org/W2073346918","https://openalex.org/W2127632994","https://openalex.org/W4387036486","https://openalex.org/W2071133869","https://openalex.org/W2077737005","https://openalex.org/W2010105735"],"abstract_inverted_index":{"A":[0],"new":[1,96],"single-resistance-controlled-oscillator":[2],"(SRCO)":[3],"is":[4,79],"presented":[5],"which":[6],"employs":[7],"a":[8,21],"single":[9,22],"current":[10],"feedback-operational":[11],"amplifier":[12],"(CFOA)":[13],"along":[14],"with":[15],"four":[16,108],"resistors":[17],"but":[18],"needs":[19],"only":[20],"external":[23],"capacitor":[24],"due":[25],"to":[26],"the":[27,30,33,40,45,54,58,73,80,92,95,102,107],"incorporation":[28],"of":[29,39,42,47,57,84,87,94,105],"CFOA-pole":[31],"in":[32,72],"design.":[34],"It":[35],"provides":[36],"independent":[37],"control":[38],"condition":[41],"oscillation":[43,48],"and":[44,77,101],"frequency":[46],"through":[49],"two":[50],"separate":[51],"resistors.":[52],"To":[53],"best":[55],"knowledge":[56],"authors,":[59],"this":[60,85],"single-CFOA-based":[61],"partially":[62],"active-[Formula:":[63],"see":[64],"text]":[65],"SRCO":[66],"has":[67],"not":[68],"been":[69,99,111],"reported":[70],"explicitly":[71],"technical":[74],"literature":[75],"earlier":[76],"hence":[78],"fourth":[81],"missing":[82],"circuit":[83],"class":[86],"SRCOs.":[88],"Experimental":[89],"results":[90],"confirming":[91],"validity":[93],"proposition":[97],"have":[98,110],"included":[100],"comparative":[103],"features":[104],"all":[106],"circuits":[109],"highlighted.":[112]},"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2022-07-02T00:00:00"}