{"id":"https://openalex.org/W4283368535","doi":"https://doi.org/10.1109/mwent55238.2022.9802223","title":"Method for Fast Evaluation of the Circuit Performance After Structural Resynthesis for RSoC","display_name":"Method for Fast Evaluation of the Circuit Performance After Structural Resynthesis for RSoC","publication_year":2022,"publication_date":"2022-06-09","ids":{"openalex":"https://openalex.org/W4283368535","doi":"https://doi.org/10.1109/mwent55238.2022.9802223"},"language":"en","primary_location":{"id":"doi:10.1109/mwent55238.2022.9802223","doi":"https://doi.org/10.1109/mwent55238.2022.9802223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwent55238.2022.9802223","pdf_url":null,"source":{"id":"https://openalex.org/S4306498740","display_name":"Moscow Workshop on Electronic and Networking Technologies (MWENT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Moscow Workshop on Electronic and Networking Technologies (MWENT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082049065","display_name":"Vasilii M. Khvatov","orcid":"https://orcid.org/0000-0003-2285-4341","observed_orcids":["https://orcid.org/0000-0003-2285-4341"]},"institutions":[{"id":"https://openalex.org/I1313323035","display_name":"Russian Academy of Sciences","ror":"https://ror.org/05qrfxd25","country_code":"RU","type":"government","lineage":["https://openalex.org/I1313323035"]},{"id":"https://openalex.org/I4210096404","display_name":"Institute for Design Problems in Microelectronics","ror":"https://ror.org/00t7t9a43","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210096404"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Vasilii M. Khvatov","raw_affiliation_strings":["Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS), Zelenograd, Moscow, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS), Zelenograd, Moscow, Russia","institution_ids":["https://openalex.org/I1313323035","https://openalex.org/I4210096404"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082049065"],"corresponding_institution_ids":["https://openalex.org/I1313323035","https://openalex.org/I4210096404"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05274359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6571999788284302,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6571999788284302,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2741999924182892,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.01979999989271164,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-system-on-chip","display_name":"reconfigurable system-on-chip","score":0.9089999794960022},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"static timing analysis","score":0.7799999713897705},{"id":"https://openalex.org/keywords/reconfigurable-logic","display_name":"reconfigurable logic","score":0.597000002861023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917037963867188},{"id":"https://openalex.org/C200288055","wikidata":"https://www.wikidata.org/wiki/Q2621792","display_name":"Element (criminal law)","level":2,"score":0.6625205874443054},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5444747805595398},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5059918761253357},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4708373546600342},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.4694100618362427},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.4599951505661011},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.45118221640586853},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.44539833068847656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37920933961868286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3098798394203186},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1899530291557312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1683025360107422},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14804691076278687},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwent55238.2022.9802223","doi":"https://doi.org/10.1109/mwent55238.2022.9802223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwent55238.2022.9802223","pdf_url":null,"source":{"id":"https://openalex.org/S4306498740","display_name":"Moscow Workshop on Electronic and Networking Technologies (MWENT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Moscow Workshop on Electronic and Networking Technologies (MWENT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1207820390","https://openalex.org/W2160640369","https://openalex.org/W3048103875","https://openalex.org/W3048283616","https://openalex.org/W3085371962","https://openalex.org/W3147152347","https://openalex.org/W4244015912","https://openalex.org/W6628015993"],"related_works":["https://openalex.org/W3047985957","https://openalex.org/W3012221217","https://openalex.org/W3012039632","https://openalex.org/W4391250746","https://openalex.org/W4388618762","https://openalex.org/W3085930905","https://openalex.org/W6945557832","https://openalex.org/W2442930854","https://openalex.org/W2113194681","https://openalex.org/W7217102065"],"abstract_inverted_index":{"The":[0,102,130],"use":[1],"of":[2,43,52,65,71,74,81,90,99,128,132,147],"reconfigurable":[3],"system-on-chip":[4],"logic":[5,116],"element":[6,17,27,77,117],"re-synthesis":[7],"in":[8,114,135],"the":[9,25,35,53,63,66,75,82,87,91,133,136,141,150],"integrated":[10],"circuit":[11,54],"design":[12],"flow":[13],"requires":[14],"a":[15,31,40,47,97,115,120,125,145],"complete":[16,67],"basis":[18],"to":[19,107],"perform":[20,119],"static":[21,121],"timing":[22,122],"analysis.":[23],"If":[24],"library":[26,37],"is":[28],"based":[29],"on":[30],"LUT,":[32],"then":[33],"characterizing":[34],"full":[36],"can":[38],"take":[39,108],"significant":[41],"amount":[42],"time.This":[44],"paper":[45],"presents":[46],"method":[48,103],"for":[49],"fast":[50],"evaluation":[51],"performance":[55],"after":[56],"structural":[57,112],"re-synthesis,":[58],"which":[59,84],"does":[60],"not":[61],"require":[62],"characterization":[64,73],"library.":[68],"It":[69],"consists":[70],"initial":[72],"LUT":[76],"and":[78,118,149],"dynamic":[79],"generation":[80],"library,":[83],"includes":[85],"only":[86],"temporal":[88],"parameters":[89],"cells":[92],"that":[93],"were":[94],"obtained":[95],"as":[96],"result":[98],"logical":[100],"synthesis.":[101],"makes":[104],"it":[105],"possible":[106],"into":[109],"account":[110],"all":[111],"changes":[113],"analysis":[123],"without":[124],"critical":[126],"loss":[127],"accuracy.":[129],"delay":[131],"elements":[134],"generated":[137],"libraries":[138,143],"differs":[139],"from":[140],"characterized":[142],"by":[144,154],"maximum":[146],"5%":[148],"output":[151],"transition":[152],"time":[153],"0.013%.":[155]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2022-06-25T00:00:00"}