{"id":"https://openalex.org/W4280580466","doi":"https://doi.org/10.1109/cicc53496.2022.9772813","title":"A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression","display_name":"A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression","publication_year":2022,"publication_date":"2022-04-01","ids":{"openalex":"https://openalex.org/W4280580466","doi":"https://doi.org/10.1109/cicc53496.2022.9772813"},"language":"en","primary_location":{"id":"doi:10.1109/cicc53496.2022.9772813","doi":"https://doi.org/10.1109/cicc53496.2022.9772813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772813","pdf_url":null,"source":{"id":"https://openalex.org/S4306418143","display_name":"Custom Integrated Circuits Conference","issn_l":"0886-5930","issn":["0886-5930"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046462736","display_name":"Yangtao Dong","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yangtao Dong","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033403894","display_name":"Chirn Chye Boon","orcid":"https://orcid.org/0000-0003-0298-6232","observed_orcids":["https://orcid.org/0000-0003-0298-6232"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chirn Chye Boon","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087472063","display_name":"Kaituo Yang","orcid":"https://orcid.org/0000-0003-1735-2013","observed_orcids":["https://orcid.org/0000-0003-1735-2013"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kaituo Yang","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100462393","display_name":"Zhe Liu","orcid":"https://orcid.org/0000-0003-3483-9544","observed_orcids":["https://orcid.org/0000-0003-3483-9544"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Zhe Liu","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.9226,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.95086212,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"phase-locked loop","score":0.9459999799728394},{"id":"https://openalex.org/keywords/voltage-controlled-ring-oscillator","display_name":"ring voltage-controlled oscillator","score":0.9509999752044678},{"id":"https://openalex.org/keywords/phase-noise-suppression","display_name":"phase noise reduction","score":0.9290000200271606},{"id":"https://openalex.org/keywords/dual-path-architecture","display_name":"dual-path architecture","score":0.9380000233650208},{"id":"https://openalex.org/keywords/jitter","display_name":"jitter","score":0.39899998903274536}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.900651216506958},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.8516714572906494},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8133846521377563},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6913095116615295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6407596468925476},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5960960984230042},{"id":"https://openalex.org/C26571440","wikidata":"https://www.wikidata.org/wiki/Q7106415","display_name":"Oscillator phase noise","level":5,"score":0.5638782978057861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3750687539577484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3701731562614441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3350382447242737},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2690335214138031},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24626877903938293},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.18644678592681885},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc53496.2022.9772813","doi":"https://doi.org/10.1109/cicc53496.2022.9772813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc53496.2022.9772813","pdf_url":null,"source":{"id":"https://openalex.org/S4306418143","display_name":"Custom Integrated Circuits Conference","issn_l":"0886-5930","issn":["0886-5930"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1965272013","https://openalex.org/W2097406868","https://openalex.org/W2292416786","https://openalex.org/W2605666562","https://openalex.org/W2790703790","https://openalex.org/W3015726451"],"related_works":["https://openalex.org/W4381785366","https://openalex.org/W7164253827","https://openalex.org/W2094999635","https://openalex.org/W4380763443","https://openalex.org/W2008077239","https://openalex.org/W3157646419","https://openalex.org/W3040892211","https://openalex.org/W3015726451","https://openalex.org/W2172850778","https://openalex.org/W2962482970"],"abstract_inverted_index":{"Ring":[0],"voltage-controlled":[1,87],"oscillator":[2],"(VCO)":[3],"based":[4,11,74],"PLLs":[5],"have":[6],"several":[7],"advantages":[8],"over":[9],"LC-VCO":[10],"PLLs,":[12],"like":[13,80],"smaller":[14],"chip":[15],"area,":[16],"wider":[17],"frequency":[18],"tuning":[19],"range":[20],"and":[21,58,72,100,116],"multi-phase":[22],"output":[23],"signals.":[24],"However,":[25,69],"the":[26,36,39,106,110,144,151,157],"inferior":[27],"jitter/phase":[28,42],"noise":[29,43,53,61,83,108,154],"of":[30,38,109],"ring":[31,47,111,158],"VCOs":[32],"has":[33],"always":[34],"been":[35],"bottleneck":[37],"overall":[40],"PLL":[41,125],"performance.":[44],"To":[45],"suppress":[46,105],"VCO's":[48],"phase":[49,52,60,82,107,140,153],"noise,":[50],"feedforward":[51],"cancellation":[54,62],"(FFPNC)":[55],"techniques":[56],"[1]\u2013[4]":[57],"feedback":[59],"(FBPNC)":[63],"technique":[64],"[5]":[65],"are":[66],"widely":[67],"researched.":[68],"most":[70],"FFPNC":[71],"FBPNC":[73,130,146],"structures":[75],"require":[76],"numerous":[77],"additional":[78,91],"blocks,":[79],"complicated":[81],"extraction":[84],"circuits,":[85,94],"long":[86],"delay":[88],"line,":[89],"or":[90],"clock":[92],"generation":[93],"which":[95],"consumes":[96],"significant":[97],"extra":[98],"area":[99,115],"power.":[101],"In":[102],"order":[103],"to":[104,143],"VCO":[112,159],"with":[113,137],"minimal":[114],"power":[117],"consumption,":[118],"this":[119],"paper":[120],"proposes":[121],"a":[122,138,149],"dual-path":[123],"sub-sampling":[124],"(SSPLL)":[126],"architecture":[127],"incorporating":[128],"an":[129],"technique.":[131],"The":[132],"SSPLL's":[133],"bandwidth":[134],"is":[135,160],"extended":[136],"compensated":[139],"margin":[141],"due":[142],"proposed":[145],"technique,":[147],"as":[148],"result,":[150],"in-band":[152],"contributed":[155],"by":[156],"effectively":[161],"reduced.":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2022-05-22T00:00:00"}