{"id":"https://openalex.org/W42559568","doi":null,"title":"A high-speed two-step analog-to-digital converter with an open-loop residue amplifier","display_name":"A high-speed two-step analog-to-digital converter with an open-loop residue amplifier","publication_year":2011,"publication_date":"2011-04-04","ids":{"openalex":"https://openalex.org/W42559568","mag":"42559568"},"language":"en","primary_location":{"id":"pmh:oai:smartech.gatech.edu:1853/39572","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/1853/39572","pdf_url":null,"source":{"id":"https://openalex.org/S4377196313","display_name":"SMARTech Repository (Georgia Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I130701444","host_organization_name":"Georgia Institute of Technology","host_organization_lineage":["https://openalex.org/I130701444"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Dissertation"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047663036","display_name":"Huseyin Dinc","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Huseyin Dinc","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5047663036"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"analog-to-digital converter","score":0.9369999766349792},{"id":"https://openalex.org/keywords/two-step-adc","display_name":"two-step ADC","score":0.8230000138282776},{"id":"https://openalex.org/keywords/background-calibration","display_name":"background calibration","score":0.7179999947547913},{"id":"https://openalex.org/keywords/reference-voltage-generation","display_name":"reference voltage generation","score":0.699999988079071},{"id":"https://openalex.org/keywords/gain-variation","display_name":"gain variation","score":0.7020000219345093},{"id":"https://openalex.org/keywords/high-speed-adc","display_name":"high-speed ADC","score":0.722000002861023},{"id":"https://openalex.org/keywords/cmos-adc","display_name":"CMOS ADC","score":0.6380000114440918}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6690667271614075},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6109728813171387},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6099925637245178},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5649720430374146},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5113257765769958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48599156737327576},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.4704883098602295},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.46140068769454956},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.4535067081451416},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.44538772106170654},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4358532130718231},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4242524206638336},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.4110245406627655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31539076566696167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2960318326950073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22756269574165344},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.19949054718017578},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:smartech.gatech.edu:1853/39572","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/1853/39572","pdf_url":null,"source":{"id":"https://openalex.org/S4377196313","display_name":"SMARTech Repository (Georgia Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I130701444","host_organization_name":"Georgia Institute of Technology","host_organization_lineage":["https://openalex.org/I130701444"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Dissertation"},{"id":"mag:42559568","doi":null,"is_oa":false,"landing_page_url":"https://oatd.org/oatd/record?record=handle%5C%3A1853%5C%2F39572","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2347693030","https://openalex.org/W2532482293","https://openalex.org/W2101468035","https://openalex.org/W4411725866","https://openalex.org/W2247223911","https://openalex.org/W2097129145","https://openalex.org/W2795846192","https://openalex.org/W2254145716","https://openalex.org/W38431044","https://openalex.org/W2504718454"],"abstract_inverted_index":{"It":[0],"is":[1,6,79],"well":[2],"known":[3],"that":[4],"feedback":[5,32],"a":[7,64,141],"very":[8],"valuable":[9],"tool":[10],"for":[11],"analog":[12,38],"designers":[13],"to":[14,41,58,86,91,127,134],"improve":[15],"linearity,":[16],"and":[17,25,46,111],"desensitize":[18],"various":[19],"parameters":[20],"affected":[21],"by":[22],"process,":[23],"temperature":[24],"supply":[26],"variations.":[27],"However,":[28],"using":[29],"strong":[30],"global":[31],"limits":[33],"the":[34,53,88,95,99,104,108,120,138,159,162,167],"operation":[35],"speed":[36],"of":[37,55,98],"circuits":[39,45,57],"due":[40],"stability":[42],"requirements.":[43],"The":[44,148],"techniques":[47],"explored":[48],"in":[49,63,94,107,154],"this":[50,130],"research":[51],"avoid":[52],"usage":[54],"strong-global-feedback":[56],"achieve":[59],"high":[60],"conversion":[61],"rates":[62],"two-stage":[65],"analog-to-digital":[66],"converter":[67],"(ADC).":[68],"A":[69,81],"two-step,":[70],"9-bit,":[71],"complementary-metal-oxide-semiconductor":[72],"(CMOS)":[73],"ADC":[74,139],"utilizing":[75],"an":[76,113],"open-loop":[77,114],"residue-amplifier":[78],"demonstrated.":[80],"background-calibration":[82],"technique":[83,102],"was":[84,132],"proposed":[85,121,149],"generate":[87],"reference":[89],"voltage":[90],"be":[92,125],"used":[93],"second":[96],"stage":[97],"ADC.":[100],"This":[101],"alleviates":[103],"gain":[105],"variation":[106],"residue":[109,115],"amplifier,":[110],"allows":[112],"amplifier":[116,146],"topology.":[117],"Even":[118],"though":[119],"calibration":[122],"idea":[123],"can":[124],"extended":[126],"multistage":[128],"topologies,":[129],"design":[131],"limited":[133],"two":[135],"stages.":[136],"Further,":[137],"exploits":[140],"high-performance":[142],"double-switching":[143,150],"frontend":[144],"sample-and-hold":[145],"(SHA).":[147],"SHA":[151,160],"architecture":[152],"results":[153],"exceptional":[155],"hold-mode":[156],"isolation.":[157],"Therefore,":[158],"maintains":[161],"desired":[163],"linearity":[164],"performance":[165],"over":[166],"entire":[168],"Nyquist":[169],"bandwidth.":[170]},"counts_by_year":[],"updated_date":"2025-11-06T04:12:42.849631","created_date":"2016-06-24T00:00:00"}