{"id":"https://openalex.org/W4254449752","doi":"https://doi.org/10.1109/fpga.1995.477406","title":"Teramac-configurable custom computing","display_name":"Teramac-configurable custom computing","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W4254449752","doi":"https://doi.org/10.1109/fpga.1995.477406"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.1995.477406","doi":"https://doi.org/10.1109/fpga.1995.477406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.1995.477406","pdf_url":null,"source":{"id":"https://openalex.org/S7407087513","display_name":"IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Symposium on FPGAs for Custom Computing Machines","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063793425","display_name":"Rick Amerson","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Amerson","raw_affiliation_strings":["Hewlett Packard Laboratories, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Laboratories, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036899915","display_name":"R.J. Carter","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.J. Carter","raw_affiliation_strings":["Hewlett Packard Laboratories, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Laboratories, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062278688","display_name":"W. Bruce Culbertson","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.B. Culbertson","raw_affiliation_strings":["Hewlett Packard Laboratories, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Laboratories, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075899863","display_name":"Philip J. Kuekes","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Kuekes","raw_affiliation_strings":["Hewlett Packard Laboratories, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Laboratories, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":null,"display_name":"G. Snider","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Snider","raw_affiliation_strings":["Hewlett Packard Laboratories, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett Packard Laboratories, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1324840837"],"apc_list":null,"apc_paid":null,"fwci":3.6121,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.93993195,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8784000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8784000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1143999993801117,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/configurable-hardware","display_name":"configurable hardware","score":0.7070000171661377},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7570000290870667},{"id":"https://openalex.org/keywords/multichip-modules","display_name":"multichip modules","score":0.9789999723434448},{"id":"https://openalex.org/keywords/hardware-compilation","display_name":"hardware compilation","score":0.5839999914169312}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7521775960922241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7290878295898438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5995723605155945},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5762616395950317},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.46612998843193054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37882259488105774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3338921070098877}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.1995.477406","doi":"https://doi.org/10.1109/fpga.1995.477406","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.1995.477406","pdf_url":null,"source":{"id":"https://openalex.org/S7407087513","display_name":"IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Symposium on FPGAs for Custom Computing Machines","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.432.7463","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.432.7463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.iastate.edu/~zambreno/classes/cpre583/documents/AmeCar95A.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W15104511","https://openalex.org/W1595537116","https://openalex.org/W1970296212","https://openalex.org/W1973959475","https://openalex.org/W2010346244","https://openalex.org/W2086629796","https://openalex.org/W2101007244","https://openalex.org/W2113991141","https://openalex.org/W2121066557","https://openalex.org/W2142574874","https://openalex.org/W4239023471","https://openalex.org/W6640500815"],"related_works":["https://openalex.org/W2157431560","https://openalex.org/W7098496277","https://openalex.org/W4237061723","https://openalex.org/W1536280291","https://openalex.org/W2282645074","https://openalex.org/W7097631715","https://openalex.org/W29462617","https://openalex.org/W2138918216","https://openalex.org/W161169236","https://openalex.org/W2272513757"],"abstract_inverted_index":{"The":[0,40,74],"Teramac":[1,25],"configurable":[2],"hardware":[3,33,66],"system":[4,41,75],"can":[5],"execute":[6],"synchronous":[7],"logic":[8],"designs":[9],"of":[10,30,83],"up":[11,18],"to":[12,19,79],"one":[13],"million":[14],"gates":[15],"at":[16],"rates":[17],"1":[20],"megahertz.":[21],"A":[22,54],"fully":[23],"configured":[24],"includes":[26],"half":[27],"a":[28],"gigabyte":[29],"RAM":[31],"and":[32],"support":[34],"for":[35],"large":[36,50,55],"multiported":[37],"register":[38],"files.":[39],"has":[42],"been":[43],"built":[44],"from":[45],"custom":[46,56,84],"FPGA's":[47],"packaged":[48],"in":[49,67],"multichip":[51],"modules":[52],"(MCMs).":[53],"circuit":[57],"(/spl":[58],"sim/1,000,000":[59],"gates)":[60],"may":[61],"be":[62],"compiled":[63],"onto":[64],"the":[65,81],"approximately":[68],"2":[69],"hours,":[70],"without":[71],"user":[72],"intervention.":[73],"is":[76],"being":[77],"used":[78],"explore":[80],"potential":[82],"computing":[85],"machinery":[86],"(CCM).":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2022-05-12T00:00:00"}