{"id":"https://openalex.org/W4253405466","doi":"https://doi.org/10.1145/62882.62924","title":"A logic design structure for LSI testability","display_name":"A logic design structure for LSI testability","publication_year":1988,"publication_date":"1988-06-01","ids":{"openalex":"https://openalex.org/W4253405466","doi":"https://doi.org/10.1145/62882.62924"},"language":"en","primary_location":{"id":"doi:10.1145/62882.62924","doi":"https://doi.org/10.1145/62882.62924","is_oa":true,"landing_page_url":"https://doi.org/10.1145/62882.62924","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/62882.62924","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers on Twenty-five years of electronic design automation","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/62882.62924","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046854068","display_name":"E. B. Eichelberger","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. B. Eichelberger","raw_affiliation_strings":["IBM System Communications Division, Hopewell Junction, New York"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM System Communications Division, Hopewell Junction, New York","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008635314","display_name":"T. W. Williams","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. W. Williams","raw_affiliation_strings":["IBM System Products Division, Boulder, Colorado"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM System Products Division, Boulder, Colorado","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":1.3418,"has_fulltext":true,"cited_by_count":46,"citation_normalized_percentile":{"value":0.80380673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"358","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.6449999809265137},{"id":"https://openalex.org/keywords/lsi","display_name":"LSI","score":0.7429999709129333},{"id":"https://openalex.org/keywords/testability","display_name":"testability","score":0.9549999833106995},{"id":"https://openalex.org/keywords/integrated-circuit-testing","display_name":"integrated circuit testing","score":0.6800000071525574},{"id":"https://openalex.org/keywords/design-for-testability","display_name":"design for testability","score":0.7639999985694885},{"id":"https://openalex.org/keywords/cost-impact","display_name":"cost impact","score":0.5120000243186951}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7088800072669983},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6230682730674744},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5786697864532471},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5433841347694397},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.413574755191803},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39875006675720215},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33335232734680176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3230350613594055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18873658776283264},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14347374439239502}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/62882.62924","doi":"https://doi.org/10.1145/62882.62924","is_oa":true,"landing_page_url":"https://doi.org/10.1145/62882.62924","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/62882.62924","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers on Twenty-five years of electronic design automation","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/62882.62924","doi":"https://doi.org/10.1145/62882.62924","is_oa":true,"landing_page_url":"https://doi.org/10.1145/62882.62924","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/62882.62924","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers on Twenty-five years of electronic design automation","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4253405466.pdf","grobid_xml":"https://content.openalex.org/works/W4253405466.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1978648672","https://openalex.org/W2006773005","https://openalex.org/W2066974842","https://openalex.org/W2111994103","https://openalex.org/W2120688461"],"related_works":["https://openalex.org/W1530389303","https://openalex.org/W63489453","https://openalex.org/W3015139519","https://openalex.org/W2998137086","https://openalex.org/W3141423338","https://openalex.org/W2002228152","https://openalex.org/W2004197874","https://openalex.org/W2516036323","https://openalex.org/W2092531188","https://openalex.org/W2274176307"],"abstract_inverted_index":{"Advantages":[0],"and":[1],"cost":[2],"impact":[3],"will":[4],"also":[5],"be":[6],"discussed":[7],"qualitatively.1.":[8]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-05-12T00:00:00"}