{"id":"https://openalex.org/W4252328426","doi":"https://doi.org/10.1109/ieeestd.2009.4772740","title":"IEEE Standard VHDL Language Reference Manual","display_name":"IEEE Standard VHDL Language Reference Manual","publication_year":2008,"publication_date":"2008-09-26","ids":{"openalex":"https://openalex.org/W4252328426","doi":"https://doi.org/10.1109/ieeestd.2009.4772740"},"language":"en","primary_location":{"id":"doi:10.1109/ieeestd.2009.4772740","doi":"https://doi.org/10.1109/ieeestd.2009.4772740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeestd.2009.4772740","pdf_url":null,"source":{"id":"https://openalex.org/S7407122202","display_name":"IEEE Standards","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"other"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"standard"},"volume":null,"type":"standard","is_traditional":false,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8682000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8682000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.08089999854564667,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.04010000079870224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.9990000128746033},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.9259999990463257},{"id":"https://openalex.org/keywords/electronic-system-design","display_name":"electronic system design","score":0.8220000267028809},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.7039999961853027},{"id":"https://openalex.org/keywords/hardware-synthesis","display_name":"hardware synthesis","score":0.9570000171661377},{"id":"https://openalex.org/keywords/hardware-testing","display_name":"hardware testing","score":0.9160000085830688}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6940819621086121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6866249442100525},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6342061758041382},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.3980889916419983},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21224990487098694},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0659974217414856}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ieeestd.2009.4772740","doi":"https://doi.org/10.1109/ieeestd.2009.4772740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeestd.2009.4772740","pdf_url":null,"source":{"id":"https://openalex.org/S7407122202","display_name":"IEEE Standards","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"other"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"standard"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W89245623","https://openalex.org/W179815912","https://openalex.org/W1527701244","https://openalex.org/W2108834246","https://openalex.org/W6631698751"],"related_works":["https://openalex.org/W4246192048","https://openalex.org/W4387736826","https://openalex.org/W4247826655","https://openalex.org/W4242943795","https://openalex.org/W7099416009","https://openalex.org/W4232332415","https://openalex.org/W616429135","https://openalex.org/W4212896057","https://openalex.org/W2049039687","https://openalex.org/W2127954865"],"abstract_inverted_index":{"VHSIC":[0],"hardware":[1,42,47],"description":[2],"language":[3,68],"(VHDL)":[4],"is":[5,8,26],"defined.":[6],"VHDL":[7],"a":[9],"formal":[10],"notation":[11],"intended":[12],"for":[13],"use":[14],"in":[15],"all":[16],"phases":[17],"of":[18,21,41,46,56,64,73],"the":[19,35,44,51,62,67,70,74],"creation":[20],"electronic":[22],"systems.":[23],"Because":[24],"it":[25,33],"both":[27],"machine":[28],"readable":[29],"and":[30,39,50,54,69],"human":[31],"readable,":[32],"supports":[34],"development,":[36],"verification,":[37],"synthesis,":[38],"testing":[40],"designs;":[43],"communication":[45],"design":[48],"data;":[49],"maintenance,":[52],"modification,":[53],"procurement":[55],"hardware.":[57],"Its":[58],"primary":[59],"audiences":[60],"are":[61],"implementors":[63],"tools":[65],"supporting":[66],"advanced":[71],"users":[72],"language.":[75]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-05-12T00:00:00"}