{"id":"https://openalex.org/W4249919634","doi":"https://doi.org/10.1504/ijnp.2020.105997","title":"Systematic design strategy for DPL-based ternary logic circuit","display_name":"Systematic design strategy for DPL-based ternary logic circuit","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W4249919634","doi":"https://doi.org/10.1504/ijnp.2020.105997"},"language":"en","primary_location":{"id":"doi:10.1504/ijnp.2020.105997","doi":"https://doi.org/10.1504/ijnp.2020.105997","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijnp.2020.105997","pdf_url":null,"source":{"id":"https://openalex.org/S158809845","display_name":"International Journal of Nanoparticles","issn_l":"1753-2507","issn":["1753-2507","1753-2515"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Nanoparticles","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015887462","display_name":"Aloke Saha","orcid":"https://orcid.org/0000-0002-0531-5234","observed_orcids":["https://orcid.org/0000-0002-0531-5234"]},"institutions":[{"id":"https://openalex.org/I4405278150","display_name":"Dr. B.C. Roy Engineering College","ror":"https://ror.org/0543htw25","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405278150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aloke Saha","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Dr. B. C. Roy Engineering College, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I4405278150"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040338303","display_name":"Narendra Deo Singh","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405278150","display_name":"Dr. B.C. Roy Engineering College","ror":"https://ror.org/0543htw25","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405278150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Narendra Deo Singh","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Dr. B. C. Roy Engineering College, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I4405278150"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405278150"],"apc_list":null,"apc_paid":null,"fwci":0.6024,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.62023426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"12","issue":"1/2","first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.006800000090152025,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.003599999938160181,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-logic-circuits","display_name":"ternary logic circuits","score":0.8339999914169312},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.8410000205039978},{"id":"https://openalex.org/keywords/low-power-digital-design","display_name":"low-power digital design","score":0.4699999988079071}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6521527171134949},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.604935348033905},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5589110851287842},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5398717522621155},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5376545190811157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5012688636779785},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.464647501707077},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.46341201663017273},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45578733086586},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4311656951904297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4166754186153412},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.31597399711608887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29468733072280884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26902374625205994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24655693769454956},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12628909945487976},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1504/ijnp.2020.105997","doi":"https://doi.org/10.1504/ijnp.2020.105997","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijnp.2020.105997","pdf_url":null,"source":{"id":"https://openalex.org/S158809845","display_name":"International Journal of Nanoparticles","issn_l":"1753-2507","issn":["1753-2507","1753-2515"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Nanoparticles","raw_type":"journal-article"},{"id":"doi:10.1504/ijnp.2020.10027790","doi":"https://doi.org/10.1504/ijnp.2020.10027790","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijnp.2020.10027790","pdf_url":null,"source":{"id":"https://openalex.org/S158809845","display_name":"International Journal of Nanoparticles","issn_l":"1753-2507","issn":["1753-2507","1753-2515"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Nanoparticles","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2966266177","https://openalex.org/W2544088239","https://openalex.org/W2927760635","https://openalex.org/W3037859146","https://openalex.org/W4389941654","https://openalex.org/W2971694126","https://openalex.org/W2996557657","https://openalex.org/W2579319052","https://openalex.org/W2372400560","https://openalex.org/W2252942092"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"novel":[3],"strategy":[4],"to":[5,24,150],"design":[6],"2-input":[7,25],"ternary":[8,85,139],"(base-3)":[9],"logic":[10,15,38],"circuits":[11],"using":[12,49],"double":[13],"pass-transistor":[14],"(DPL).":[16],"The":[17,28,42,68,94,114],"concept":[18],"has":[19,91],"been":[20,92],"explored":[21],"with":[22,53,100,123],"respect":[23],"TXOR":[26],"gate.":[27],"circuit":[29,96],"diagram":[30],"of":[31],"proposed":[32,43,89,137],"DPL-based":[33],"TXOR,":[34],"TAND":[35],"and":[36,47,58,76,119,128,146],"TOR":[37],"gate":[39],"is":[40,74,80,97],"presented.":[41],"T-Cells":[44],"are":[45,121],"designed":[46,99],"optimised":[48],"BSIM3":[50],"device":[51],"model":[52],"1.8":[54,101,129],"V":[55,102,127,130],"supply":[56,103],"rail":[57,104],"at":[59,105],"25\u00b0C":[60,106],"temperature":[61,107],"on":[62,88,108],"TSMC":[63,109],"0.18":[64,110],"\u00b5m":[65,111],"CMOS":[66,112],"technology.":[67,113],"transient":[69],"response":[70],"from":[71],"T-Spice":[72],"simulatio":[73],"validated":[75],"the":[77,83,136],"speed-power":[78],"performance":[79],"recorded.":[81],"Next,":[82],"2:9":[84,138],"decoder":[86,95,140],"based":[87],"idea":[90],"explained.":[93],"also":[98],"trit":[115],"value":[116],"'0',":[117],"'1'":[118],"'2'":[120],"represented":[122],"0":[124],"V,":[125],"0.9":[126],"respectively.":[131],"As":[132],"per":[133],"simulation":[134],"result":[135],"dissipates":[141],"383.57":[142],"\u00b5W":[143],"average":[144],"power":[145],"takes":[147],"64.87":[148],"ps":[149],"generate":[151],"final":[152],"output.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-11-13T13:42:25.865203","created_date":"2022-05-12T00:00:00"}