{"id":"https://openalex.org/W4248062893","doi":"https://doi.org/10.1109/date.2007.364533","title":"Efficient Computation of the Worst-Delay Corner","display_name":"Efficient Computation of the Worst-Delay Corner","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W4248062893","doi":"https://doi.org/10.1109/date.2007.364533"},"language":"en","primary_location":{"id":"doi:10.1109/date.2007.364533","doi":"https://doi.org/10.1109/date.2007.364533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364533","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074463063","display_name":"Lu\u00eds Guerra e Silva","orcid":"https://orcid.org/0000-0001-5761-0131","observed_orcids":["https://orcid.org/0000-0001-5761-0131"]},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Luis Guerra e Silva","raw_affiliation_strings":["Cadence Laboratories / INESC-ID, IST, TU Lisbon, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Laboratories / INESC-ID, IST, TU Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052100713","display_name":"Luis Miguel Silveira","orcid":"https://orcid.org/0000-0003-3542-229X","observed_orcids":["https://orcid.org/0000-0003-3542-229X"]},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"L. Miguel Silveira","raw_affiliation_strings":["Cadence Laboratories / INESC-ID, IST, TU Lisbon, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Laboratories / INESC-ID, IST, TU Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060124540","display_name":"Joel R. Phillips","orcid":"https://orcid.org/0000-0002-3437-425X","observed_orcids":["https://orcid.org/0000-0002-3437-425X"]},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel R. Phillips","raw_affiliation_strings":["Cadence Berkeley Laboratories, Cadence Design Systems, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Berkeley Laboratories, Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0046,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.77274996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.006399999838322401,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-parameter-variation","display_name":"process parameter variation","score":0.5979999899864197},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"static timing analysis","score":0.7170000076293945},{"id":"https://openalex.org/keywords/digital-integrated-circuits","display_name":"digital integrated circuits","score":0.7059999704360962},{"id":"https://openalex.org/keywords/gate-delay","display_name":"gate delay","score":0.6349999904632568},{"id":"https://openalex.org/keywords/interconnect-delay","display_name":"interconnect delay","score":0.9980000257492065},{"id":"https://openalex.org/keywords/parametric-characterization","display_name":"parametric characterization","score":0.7950000166893005},{"id":"https://openalex.org/keywords/statistical-timing-analysis","display_name":"statistical timing analysis","score":0.5690000057220459},{"id":"https://openalex.org/keywords/worst-case-delay","display_name":"worst-case delay","score":0.3449999988079071}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6939746737480164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.683149516582489},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5799246430397034},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5789408683776855},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5650945901870728},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4531559944152832},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4450570046901703},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44491684436798096},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.44387397170066833},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4218499958515167},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41571447253227234},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4111118018627167},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37769466638565063},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26433461904525757},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21843552589416504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1856822669506073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10952144861221313},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.10543256998062134},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10367706418037415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10233205556869507},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2007.364533","doi":"https://doi.org/10.1109/date.2007.364533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364533","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2047518460","https://openalex.org/W2129718992","https://openalex.org/W2157013403","https://openalex.org/W2163262735","https://openalex.org/W2296319761","https://openalex.org/W2544718775","https://openalex.org/W3144161597","https://openalex.org/W4254527080","https://openalex.org/W6678169394"],"related_works":["https://openalex.org/W2142000962","https://openalex.org/W2169841931","https://openalex.org/W7100689560","https://openalex.org/W2532344226","https://openalex.org/W7099733611","https://openalex.org/W2155414698","https://openalex.org/W4214590392","https://openalex.org/W3144895071","https://openalex.org/W2135535501","https://openalex.org/W2622228067"],"abstract_inverted_index":{"Timing":[0],"analysis":[1,37,56],"and":[2,125,135,170],"verification":[3],"is":[4,58,70,92,113],"a":[5,44,74,96,158,163],"critical":[6],"stage":[7],"in":[8,26,50],"digital":[9,159],"integrated":[10,160],"circuit":[11,27],"design.":[12,67,143],"As":[13],"feature":[14],"sizes":[15],"decrease":[16],"to":[17,72,82,105,141],"nanometer":[18],"scale,":[19],"the":[20,59,78,83,87,90,108,120,131,153,168],"impact":[21],"of":[22,46,86,98,133,157,167],"process":[23,79,136,155],"parameter":[24],"variations":[25],"performance":[28],"becomes":[29],"extremely":[30],"relevant.":[31],"Even":[32],"though":[33],"several":[34],"statistical":[35],"timing":[36,53,61],"techniques":[38],"have":[39],"recently":[40],"been":[41],"proposed,":[42],"as":[43],"form":[45],"incorporating":[47],"variability":[48],"effects":[49],"traditional":[51],"static":[52],"analysis,":[54],"corner":[55,88],"still":[57],"current":[60],"signoff":[62],"methodology":[63,117,150],"for":[64,76,95,118,151],"any":[65],"industrial":[66],"Since":[68],"it":[69],"impossible":[71],"analyze":[73],"design":[75,91,134],"all":[77,107],"corners,":[80,101,124],"due":[81],"exponential":[84],"size":[85],"space,":[89],"usually":[93,128],"analyzed":[94],"set":[97],"carefully":[99],"chosen":[100],"that":[102],"are":[103],"expected":[104],"cover":[106],"worst-case":[109],"scenarios.":[110],"However;":[111],"there":[112],"no":[114],"established":[115],"systematic":[116],"picking":[119],"right":[121],"worst-":[122],"case":[123],"this":[126],"task":[127],"relies":[129],"on":[130],"experience":[132],"engineers,":[137],"many":[138],"times":[139],"leading":[140],"over":[142],"This":[144],"paper":[145],"proposes":[146],"an":[147],"efficient":[148],"automated":[149],"computing":[152],"worst-delay":[154],"corners":[156],"circuit,":[161],"given":[162],"linear":[164],"parametric":[165],"characterization":[166],"gate":[169],"interconnect":[171],"delays.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2022-05-12T00:00:00"}