{"id":"https://openalex.org/W4246300816","doi":"https://doi.org/10.1109/micro.1990.151437","title":"Automatic synthesis of a dual-PLA controller with a counter","display_name":"Automatic synthesis of a dual-PLA controller with a counter","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W4246300816","doi":"https://doi.org/10.1109/micro.1990.151437"},"language":"en","primary_location":{"id":"doi:10.1109/micro.1990.151437","doi":"https://doi.org/10.1109/micro.1990.151437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1990.151437","pdf_url":null,"source":{"id":"https://openalex.org/S4210171338","display_name":"IEEE/ACM International Symposium on Microarchitecture (MICRO)","issn_l":"1072-4451","issn":["1072-4451","2379-3155"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[1990] Proceedings of the 23rd Annual Workshop and Symposium@m_MICRO 23: Microprogramming and Microarchitecture","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000874800","display_name":"D. Binger","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Binger","raw_affiliation_strings":["Department of Computer Sciences, University of Illinois, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Sciences, University of Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114008661","display_name":"D.W. Knapp","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.W. Knapp","raw_affiliation_strings":["Department of Computer Sciences, University of Illinois, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Sciences, University of Illinois, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41926508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0066999997943639755,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/counters","display_name":"counters","score":0.5139999985694885},{"id":"https://openalex.org/keywords/finite-state-machines","display_name":"finite automata","score":0.9620000123977661},{"id":"https://openalex.org/keywords/variable-coding","display_name":"variable coding","score":0.5849999785423279},{"id":"https://openalex.org/keywords/data-path-synthesis","display_name":"data path synthesis","score":0.6269999742507935},{"id":"https://openalex.org/keywords/hardware-cost-reduction","display_name":"hardware cost reduction","score":0.5149999856948853}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8834629058837891},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6706318855285645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6441890001296997},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5985816717147827},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5549088716506958},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5249550342559814},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46557945013046265},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4539983868598938},{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.42554694414138794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3778829574584961},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3759259283542633},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37553316354751587},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3523702323436737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27806419134140015},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2171962559223175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18435189127922058},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16402941942214966},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.16399776935577393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08209556341171265},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.1990.151437","doi":"https://doi.org/10.1109/micro.1990.151437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1990.151437","pdf_url":null,"source":{"id":"https://openalex.org/S4210171338","display_name":"IEEE/ACM International Symposium on Microarchitecture (MICRO)","issn_l":"1072-4451","issn":["1072-4451","2379-3155"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[1990] Proceedings of the 23rd Annual Workshop and Symposium@m_MICRO 23: Microprogramming and Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1481625184","https://openalex.org/W1970327727","https://openalex.org/W1996501408","https://openalex.org/W2077567910","https://openalex.org/W2101276571","https://openalex.org/W2118113314","https://openalex.org/W2128140380","https://openalex.org/W2155526635"],"related_works":["https://openalex.org/W1557588235","https://openalex.org/W2150864685","https://openalex.org/W2563533389","https://openalex.org/W4251705239","https://openalex.org/W1788347807","https://openalex.org/W2101888134","https://openalex.org/W2980631343","https://openalex.org/W2118791907","https://openalex.org/W2157760959","https://openalex.org/W2098555826"],"abstract_inverted_index":{"When":[0],"datapath/controller":[1],"designs":[2],"are":[3,80],"synthesized":[4],"from":[5],"high-level":[6],"specifications,":[7],"the":[8,28,64,78,84,91,102],"control":[9],"state":[10,22,36],"graph":[11],"can":[12,46,109],"have":[13,47,105],"hundreds":[14],"of":[15,21,34,67,86,90,99],"states":[16],"and":[17,43,73],"a":[18,44,52,58,74,96],"large":[19,100],"number":[20],"transitions":[23],"which":[24,77],"depend":[25],"only":[26],"on":[27],"present":[29],"state.":[30],"For":[31],"this":[32],"class":[33,98],"finite":[35],"machines,":[37],"an":[38,68],"implementation":[39],"with":[40,70],"two":[41,71],"PLAs":[42,72],"counter":[45,75],"much":[48],"less":[49,106],"area":[50],"than":[51,108],"single-PLA":[53],"implementation.":[54],"This":[55],"paper":[56],"presents":[57],"new":[59],"automatic":[60,115],"procedure":[61],"for":[62,95],"coding":[63],"internal":[65],"variables":[66],"FSM":[69],"in":[76],"codes":[79],"selected":[81],"to":[82],"reduce":[83],"size":[85],"both":[87],"PLAs.":[88],"Analysis":[89],"results":[92],"shows":[93],"that":[94],"broad":[97],"FSMs":[101],"authors":[103],"circuits":[104],"cost":[107],"be":[110],"obtained":[111],"using":[112],"previously":[113],"published":[114],"synthesis":[116],"procedures.>":[117]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2022-05-12T00:00:00"}