{"id":"https://openalex.org/W4244940792","doi":"https://doi.org/10.1145/505318.505319","title":"An error simulation based approach to measure error coverage of formal properties","display_name":"An error simulation based approach to measure error coverage of formal properties","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W4244940792","doi":"https://doi.org/10.1145/505318.505319"},"language":"en","primary_location":{"id":"doi:10.1145/505318.505319","doi":"https://doi.org/10.1145/505318.505319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/505318.505319","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM Great Lakes Symposium on VLSI - GLSVLSI '02","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052788467","display_name":"P. Azzoni","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Azzoni","raw_affiliation_strings":["Dipartimento di Informatica, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078157123","display_name":"A. Fedeli","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fedeli","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791","observed_orcids":["https://orcid.org/0000-0002-4404-5791"]},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058223383","display_name":"G.Pravadelli Gpravadelli","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Pravadelli","raw_affiliation_strings":["Dipartimento di Informatica, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003492426","display_name":"Umberto Rossi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"U. Rossi","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001520759","display_name":"F. Toto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Toto","raw_affiliation_strings":["STMicroelectronics, Agrate Brianza Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31714938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/error-coverage","display_name":"error coverage","score":0.9290000200271606},{"id":"https://openalex.org/keywords/formal-properties","display_name":"formal features","score":0.625},{"id":"https://openalex.org/keywords/model-checking","display_name":"model checking","score":0.7820000052452087},{"id":"https://openalex.org/keywords/temporal-assertions","display_name":"temporal assertions","score":0.8519999980926514},{"id":"https://openalex.org/keywords/simulation-based-verification","display_name":"simulation-based verification","score":0.7710000276565552},{"id":"https://openalex.org/keywords/coverage-metrics","display_name":"coverage metrics","score":0.7860000133514404},{"id":"https://openalex.org/keywords/digital-system-verification","display_name":"digital system verification","score":0.9169999957084656},{"id":"https://openalex.org/keywords/protocol-converter","display_name":"protocol converter","score":0.8289999961853027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8431036472320557},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6930330395698547},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.6911984086036682},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.6335880756378174},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5906906723976135},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5695576071739197},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5435512065887451},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5219718217849731},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47476959228515625},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4500402510166168},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3982585668563843},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3231174647808075},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.27360546588897705},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.2251918911933899},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2042037844657898},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/505318.505319","doi":"https://doi.org/10.1145/505318.505319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/505318.505319","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM Great Lakes Symposium on VLSI - GLSVLSI '02","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2159072947","https://openalex.org/W2131811951","https://openalex.org/W2148966220","https://openalex.org/W1949693517","https://openalex.org/W2136033559","https://openalex.org/W2122275570","https://openalex.org/W2037121848","https://openalex.org/W7098033155","https://openalex.org/W7098974492","https://openalex.org/W2127776597"],"abstract_inverted_index":{"Many":[0],"approaches":[1,29],"have":[2,30],"been":[3,31,108],"proposed":[4],"for":[5],"digital":[6],"system":[7],"verification,":[8],"either":[9],"based":[10,89],"on":[11,15],"simulation":[12,88],"strategies":[13],"or":[14],"formal":[16,44],"verification":[17,38,54],"techniques.":[18],"Both":[19],"of":[20,43,59,62,113],"them":[21],"show":[22],"advantages":[23],"and":[24,26,74,118],"drawbacks":[25],"new":[27,87],"mixed":[28],"presented":[32,123],"in":[33,124],"order":[34],"to":[35,51,79,110],"improve":[36],"the":[37,41,53,63,69,94,111,125],"process.":[39],"Specifically,":[40],"adoption":[42],"methods":[45],"still":[46,77],"lacks":[47],"a":[48,57,86,114],"coverage":[49,96],"metrics":[50],"let":[52],"engineer":[55],"get":[56],"measure":[58],"which":[60,75],"portion":[61],"circuit":[64],"is":[65],"already":[66],"covered":[67],"by":[68,98,102],"written":[70],"properties":[71],"that":[72],"far":[73],"parts":[76],"need":[78],"be":[80],"addressed.":[81],"The":[82,105],"present":[83],"paper":[84],"describes":[85],"methodology":[90],"aimed":[91],"at":[92],"measuring":[93],"error":[95],"achieved":[97],"temporal":[99],"assertions":[100],"proved":[101],"model":[103],"checking.":[104],"approach":[106],"has":[107],"applied":[109],"description":[112],"protocol":[115],"converter":[116],"block,":[117],"some":[119],"preliminary":[120],"results":[121],"are":[122],"paper.":[126]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2022-05-12T00:00:00"}