{"id":"https://openalex.org/W4244096863","doi":"https://doi.org/10.1145/1816038.1815973","title":"Reducing cache power with low-cost, multi-bit error-correcting codes","display_name":"Reducing cache power with low-cost, multi-bit error-correcting codes","publication_year":2010,"publication_date":"2010-06-19","ids":{"openalex":"https://openalex.org/W4244096863","doi":"https://doi.org/10.1145/1816038.1815973"},"language":"en","primary_location":{"id":"doi:10.1145/1816038.1815973","doi":"https://doi.org/10.1145/1816038.1815973","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1816038.1815973","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris B. Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478","observed_orcids":["https://orcid.org/0009-0008-8657-2478"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Wilkerson","raw_affiliation_strings":["Intel Laboratories, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072086494","display_name":"Alaa R. Alameldeen","orcid":"https://orcid.org/0000-0002-9064-4621","observed_orcids":["https://orcid.org/0000-0002-9064-4621"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alaa R. Alameldeen","raw_affiliation_strings":["Intel Laboratories, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060645023","display_name":"Zeshan A. Chishti","orcid":"https://orcid.org/0000-0002-1455-4843","observed_orcids":["https://orcid.org/0000-0002-1455-4843"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zeshan Chishti","raw_affiliation_strings":["Intel Laboratories, Hillsbor, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsbor, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031436726","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0003-0401-7363","observed_orcids":["https://orcid.org/0000-0003-0401-7363"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Wu","raw_affiliation_strings":["Intel Laboratories, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006467285","display_name":"Dinesh Somasekhar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Somasekhar","raw_affiliation_strings":["Intel Laboratories, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-lien Lu","raw_affiliation_strings":["Intel Laboratories, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.6957,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.90320912,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"38","issue":"3","first_page":"83","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8070999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8070999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17309999465942383,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.009200000204145908,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/device-variation","display_name":"device variability","score":0.7310000061988831},{"id":"https://openalex.org/keywords/refresh-rate","display_name":"refresh rate","score":0.6430000066757202},{"id":"https://openalex.org/keywords/low-power-states","display_name":"low-power states","score":0.6809999942779541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7392007112503052},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6945891976356506},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6600043773651123},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.498424768447876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4919988811016083},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4474152624607086},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4277615547180176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4241725206375122},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3389774560928345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30545973777770996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12950274348258972},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1816038.1815973","doi":"https://doi.org/10.1145/1816038.1815973","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1816038.1815973","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1533071485","https://openalex.org/W1589190557","https://openalex.org/W1909442527","https://openalex.org/W1978703202","https://openalex.org/W1988664198","https://openalex.org/W1998064108","https://openalex.org/W2001894083","https://openalex.org/W2038061869","https://openalex.org/W2042885725","https://openalex.org/W2046773786","https://openalex.org/W2075054028","https://openalex.org/W2077874318","https://openalex.org/W2079163915","https://openalex.org/W2080019739","https://openalex.org/W2097538613","https://openalex.org/W2099649318","https://openalex.org/W2104509890","https://openalex.org/W2119435553","https://openalex.org/W2124608923","https://openalex.org/W2127478143","https://openalex.org/W2134727012","https://openalex.org/W2134732546","https://openalex.org/W2136819175","https://openalex.org/W2162456729","https://openalex.org/W2171148960","https://openalex.org/W2404664789","https://openalex.org/W2472497014","https://openalex.org/W2537224236","https://openalex.org/W3148936090","https://openalex.org/W4238002809"],"related_works":["https://openalex.org/W2186434484","https://openalex.org/W2059435377","https://openalex.org/W2016072378","https://openalex.org/W2019789697","https://openalex.org/W7169792505","https://openalex.org/W2032687317","https://openalex.org/W3215604507","https://openalex.org/W2946152667","https://openalex.org/W2807402441","https://openalex.org/W3083363381"],"abstract_inverted_index":{"Technology":[0],"advancements":[1],"have":[2,127],"enabled":[3],"the":[4,63,76,92,138,152,164,176,180,187],"integration":[5],"of":[6,54,79,95,151,179,189],"large":[7,52,105,183],"on-die":[8],"embedded":[9],"DRAM":[10],"(eDRAM)":[11],"caches.":[12,107],"eDRAM":[13,30,45,106,216],"is":[14,31,65],"significantly":[15,119],"denser":[16],"than":[17],"traditional":[18],"SRAMs,":[19],"but":[20],"must":[21],"be":[22],"periodically":[23],"refreshed":[24],"to":[25,33,70,118,146,174],"retain":[26],"data.":[27],"Like":[28],"SRAM,":[29],"susceptible":[32],"device":[34],"variations,":[35],"which":[36],"play":[37],"a":[38,51,111,128,197,207,214,223,230],"role":[39],"in":[40,210,226],"determining":[41],"refresh":[42,98,121,211,227],"time":[43,99],"for":[44,104,163],"cells.":[46],"Refresh":[47],"power":[48,73,102,212,228],"potentially":[49],"represents":[50],"fraction":[53],"overall":[55],"system":[56,231],"power,":[57],"particularly":[58],"during":[59],"low-power":[60,85],"states":[61],"when":[62,83],"CPU":[64],"idle.":[66],"Future":[67],"designs":[68],"need":[69],"reduce":[71,120],"cache":[72,81,101,153,217],"without":[74,218],"incurring":[75],"high":[77,133],"cost":[78,178,195],"flushing":[80],"data":[82,184],"entering":[84],"states.":[86],"In":[87],"this":[88],"paper,":[89],"we":[90],"show":[91],"significant":[93],"impact":[94],"variations":[96],"on":[97],"and":[100,132,148,222],"consumption":[103],"We":[108],"propose":[109],"Hi-ECC,":[110],"technique":[112],"that":[113,171],"incorporates":[114],"multi-bit":[115,155,190],"error-correcting":[116,124,199],"codes":[117,125,145],"rate.":[122],"Multi-bit":[123],"usually":[126],"complex":[129],"decoder":[130,139],"design":[131],"storage":[134,177,194],"cost.":[135],"Hi-ECC":[136,167],"avoids":[137],"complexity":[140],"by":[141],"using":[142,232],"strong":[143],"ECC":[144],"identify":[147],"disable":[149],"sections":[150],"with":[154],"failures,":[156],"while":[157],"providing":[158,186],"efficient":[159],"single-bit":[160,198],"error":[161,219],"correction":[162,191],"common":[165],"case.":[166],"includes":[168],"additional":[169],"optimizations":[170],"allow":[172],"us":[173],"amortize":[175],"code":[181,201],"over":[182],"words,":[185],"benefit":[188],"at":[192],"same":[193],"as":[196],"(SECDED)":[200],"(2%":[202],"overhead).":[203],"Our":[204],"proposal":[205],"achieves":[206],"93%":[208],"reduction":[209,225],"vs.":[213,229],"baseline":[215],"correcting":[220],"capability,":[221],"66%":[224],"SECDED":[233],"codes.":[234]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2022-05-12T00:00:00"}