{"id":"https://openalex.org/W4243676094","doi":"https://doi.org/10.1109/iccad.1993.580051","title":"Efficient and effective placement for very large circuits","display_name":"Efficient and effective placement for very large circuits","publication_year":2002,"publication_date":"2002-12-30","ids":{"openalex":"https://openalex.org/W4243676094","doi":"https://doi.org/10.1109/iccad.1993.580051"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.1993.580051","doi":"https://doi.org/10.1109/iccad.1993.580051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1993.580051","pdf_url":null,"source":{"id":"https://openalex.org/S4306419226","display_name":"International Conference on Computer Aided Design","issn_l":"1933-7760","issn":["1933-7760"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"W.-J. Sun","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.-J. Sun","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":10.888,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.99141508,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"simulated annealing","score":0.7820000052452087},{"id":"https://openalex.org/keywords/vlsi-placement","display_name":"VLSI placement","score":0.746999979019165},{"id":"https://openalex.org/keywords/wirelength-minimization","display_name":"wirelength minimization","score":0.7770000100135803},{"id":"https://openalex.org/keywords/chip-area-reduction","display_name":"chip area reduction","score":0.9620000123977661},{"id":"https://openalex.org/keywords/mcnc-benchmark-circuits","display_name":"MCNC benchmark circuits","score":0.8259999752044678},{"id":"https://openalex.org/keywords/domino","display_name":"domino","score":0.7049999833106995}],"concepts":[{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7971636056900024},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7739741802215576},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6959223747253418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6636214852333069},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6310291290283203},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.61314857006073},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6116821765899658},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5135717391967773},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4661869704723358},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4266560971736908},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4161291718482971},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4143317639827728},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3777085542678833},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.22698956727981567},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2258138358592987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22478365898132324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12899401783943176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1243642270565033},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.1993.580051","doi":"https://doi.org/10.1109/iccad.1993.580051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1993.580051","pdf_url":null,"source":{"id":"https://openalex.org/S4306419226","display_name":"International Conference on Computer Aided Design","issn_l":"1933-7760","issn":["1933-7760"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W168386240","https://openalex.org/W1984954427","https://openalex.org/W2024060531","https://openalex.org/W2103223568","https://openalex.org/W2128987859","https://openalex.org/W2130319808","https://openalex.org/W3148293037","https://openalex.org/W3150554437","https://openalex.org/W3151159949","https://openalex.org/W3151373310","https://openalex.org/W4244858778"],"related_works":["https://openalex.org/W4244858778","https://openalex.org/W2136291372","https://openalex.org/W2142613770","https://openalex.org/W2162641043","https://openalex.org/W4251276814","https://openalex.org/W2161375837","https://openalex.org/W1603996809","https://openalex.org/W1538071550","https://openalex.org/W2117271384","https://openalex.org/W44749534"],"abstract_inverted_index":{"We":[0],"present":[1],"two":[2],"major":[3],"extensions":[4],"to":[5,18,53,75,80,88,93,109],"the":[6,20,35,94,127],"implementation":[7],"of":[8,29,73,129,132],"simulated":[9],"annealing":[10],"for":[11,25,41,118],"row-based":[12],"placement":[13,66],"which":[14,104],"have":[15],"enabled":[16],"it":[17],"obtain":[19],"best":[21],"results":[22,46],"ever":[23,39],"reported":[24,40],"a":[26],"large":[27],"set":[28],"MCNC":[30],"benchmark":[31],"circuits":[32,119],"while":[33,77],"using":[34],"least":[36],"computation":[37],"time":[38,85],"remotely":[42],"comparable":[43],"results.":[44],"Our":[45,62],"indicate":[47],"that":[48],"chip":[49],"area":[50],"reductions":[51,72],"up":[52,74,79],"16%":[54],"can":[55],"be":[56],"expected,":[57],"compared":[58],"with":[59,120],"TimberWolfSC":[60,89],"v6.0.":[61,90],"new":[63,98],"hierarchical":[64],"annealing-based":[65],"program":[67,99,114],"yields":[68,100],"total":[69,101],"wire":[70,102],"length":[71],"9%":[76,110],"consuming":[78],"7.5":[81],"times":[82],"less":[83],"CPU":[84],"in":[86],"comparison":[87,92],"In":[91],"Gordian/Domino":[95],"program,":[96],"our":[97,113],"lengths":[103],"are":[105],"always":[106,116],"lower":[107],"(up":[108],"lower)":[111],"and":[112],"is":[115],"faster":[117],"more":[121],"than":[122],"5000":[123],"cells":[124],"(which":[125],"represents":[126],"range":[128],"circuit":[130],"sizes":[131],"interest).":[133]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2022-05-12T00:00:00"}