{"id":"https://openalex.org/W4242887147","doi":"https://doi.org/10.35940/ijeat.e1062.0785s319","title":"Optimization of CSA for Low Power and High-Speed using MTCMOS and GDI Techniques","display_name":"Optimization of CSA for Low Power and High-Speed using MTCMOS and GDI Techniques","publication_year":2019,"publication_date":"2019-09-14","ids":{"openalex":"https://openalex.org/W4242887147","doi":"https://doi.org/10.35940/ijeat.e1062.0785s319"},"language":"en","primary_location":{"id":"doi:10.35940/ijeat.e1062.0785s319","doi":"https://doi.org/10.35940/ijeat.e1062.0785s319","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.e1062.0785s319","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.35940/ijeat.e1062.0785s319","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069505774","display_name":"Tulasi Radhika Patnala","orcid":"https://orcid.org/0000-0003-0110-4752","observed_orcids":["https://orcid.org/0000-0003-0110-4752"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tulasi Radhika Patnala","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084272945","display_name":"Sankararao Majji","orcid":"https://orcid.org/0000-0003-0982-3401","observed_orcids":["https://orcid.org/0000-0003-0982-3401"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sankararao Majji","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5093136548","display_name":"Gopala Krishna Pasumarthi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gopala Krishna Pasumarthi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0676,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.87064507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"8","issue":"5s3","first_page":"285","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry-select-adder","display_name":"carry select adder","score":0.9980000257492065},{"id":"https://openalex.org/keywords/mtcmos","display_name":"MTCMOS","score":0.7390000224113464},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8330000042915344},{"id":"https://openalex.org/keywords/high-speed-adder","display_name":"high-speed adder","score":0.8360000252723694},{"id":"https://openalex.org/keywords/power-delay-product","display_name":"power-delay product","score":0.9039999842643738},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.9020000100135803}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9362154603004456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.698779284954071},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.675687313079834},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5459725260734558},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5259968042373657},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.52168869972229},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5160086154937744},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4978647232055664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43563327193260193},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.41928592324256897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.339968204498291},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20154038071632385},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.35940/ijeat.e1062.0785s319","doi":"https://doi.org/10.35940/ijeat.e1062.0785s319","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.e1062.0785s319","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.35940/ijeat.e1062.0785s319","doi":"https://doi.org/10.35940/ijeat.e1062.0785s319","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.e1062.0785s319","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2889561086","https://openalex.org/W2779967057","https://openalex.org/W4407889063","https://openalex.org/W2343451151","https://openalex.org/W2736646630","https://openalex.org/W4412588173","https://openalex.org/W4375840514","https://openalex.org/W2599028020","https://openalex.org/W7217097645","https://openalex.org/W4288264687"],"abstract_inverted_index":{"The":[0],"basic":[1],"operation":[2],"involved":[3],"in":[4,48,95],"any":[5],"analog,":[6],"digital,":[7],"control":[8],"system,":[9],"DSP\u2019s":[10],"is":[11,21,39,74],"addition.":[12],"Performance":[13],"and":[14,35,51,72,81,88],"reliability":[15],"of":[16,25,62],"almost":[17],"every":[18],"digital":[19],"system":[20],"depends":[22],"on":[23,41],"performance":[24,77],"adder.":[26],"Over":[27],"the":[28,45,63],"decade,":[29],"many":[30],"adder":[31,42,65,70],"architectures":[32],"are":[33],"proposed":[34,60],"still":[36],"research":[37],"work":[38],"going":[40],"to":[43],"obtain":[44],"best":[46],"results":[47],"power,":[49],"delay":[50,53,80],"power":[52,82],"product":[54],"(PDP).":[55],"In":[56],"this":[57],"paper":[58],"we":[59],"one":[61],"fastest":[64],"architecture":[66],"called":[67],"Carry":[68],"Select":[69],"(CSA)":[71],"optimization":[73],"done":[75,94],"for":[76],"parameters":[78],"like":[79],"using":[83,100],"GDI":[84],"(Gate":[85],"Diffused":[86],"Input)":[87],"MTCMOS":[89],"techniques.":[90],"Implementation":[91],"has":[92],"been":[93],"standard":[96],"gpdk":[97],"90nm":[98],"technology":[99],"Cadence":[101],"tool.":[102]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":21},{"year":2020,"cited_by_count":1}],"updated_date":"2026-10-24T09:50:30.924529","created_date":"2022-05-12T00:00:00"}