{"id":"https://openalex.org/W4242754029","doi":"https://doi.org/10.1109/isscc.2000.839787","title":"A dynamic voltage scaled microprocessor system","display_name":"A dynamic voltage scaled microprocessor system","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W4242754029","doi":"https://doi.org/10.1109/isscc.2000.839787"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2000.839787","doi":"https://doi.org/10.1109/isscc.2000.839787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2000.839787","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018541432","display_name":"Thomas D. Burd","orcid":"https://orcid.org/0000-0002-7694-2278","observed_orcids":["https://orcid.org/0000-0002-7694-2278"]},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Burd","raw_affiliation_strings":["Berkeley Wireless Res. Center, California Univ., Berkeley, CA, USA","Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Res. Center, California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032385996","display_name":"Trevor Pering","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Pering","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081641148","display_name":"A. Stratakos","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Stratakos","raw_affiliation_strings":["Volterra, Fremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Volterra, Fremont, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Brodersen","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":34.8747,"has_fulltext":false,"cited_by_count":200,"citation_normalized_percentile":{"value":0.99855258,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"294","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6352999806404114,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6352999806404114,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.3068999946117401,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.04149999842047691,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"dynamic voltage scaling","score":0.9390000104904175},{"id":"https://openalex.org/keywords/microprocessor-design","display_name":"microprocessor design","score":0.7440000176429749},{"id":"https://openalex.org/keywords/portable-devices","display_name":"portable devices","score":0.8009999990463257},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8019999861717224},{"id":"https://openalex.org/keywords/battery-life","display_name":"battery life","score":0.7789999842643738},{"id":"https://openalex.org/keywords/clock-frequency-scaling","display_name":"clock frequency scaling","score":0.8659999966621399},{"id":"https://openalex.org/keywords/peak-performance","display_name":"peak performance","score":0.5979999899864197},{"id":"https://openalex.org/keywords/background-processes","display_name":"background processes","score":0.6629999876022339}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7059428095817566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7001404762268066},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.6122971773147583},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5556777715682983},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5463434457778931},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5223739743232727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45622050762176514},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4307522177696228},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4150995910167694},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.41273748874664307},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4104841947555542},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.182552307844162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16425499320030212},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11573904752731323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2000.839787","doi":"https://doi.org/10.1109/isscc.2000.839787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2000.839787","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2075086017","https://openalex.org/W2145148378"],"related_works":["https://openalex.org/W3014345406","https://openalex.org/W7097858253","https://openalex.org/W337826233","https://openalex.org/W7095981286","https://openalex.org/W7096147056","https://openalex.org/W7095683631","https://openalex.org/W3145751437","https://openalex.org/W2496176129","https://openalex.org/W4250513542","https://openalex.org/W2186719029"],"abstract_inverted_index":{"The":[0,31],"microprocessor":[1],"system":[2,29],"in":[3,39,78],"portable":[4],"electronic":[5],"devices":[6],"often":[7],"has":[8],"a":[9],"time-varying":[10,113],"computational":[11,81,95,114],"load":[12,82],"which":[13,105],"is":[14,116],"comprised":[15],"of:":[16],"(1)":[17],"compute-intensive":[18,51],"and":[19,24,27,72],"low-latency":[20],"processes,":[21,26],"(2)":[22],"background":[23],"high-latency":[25],"(3)":[28],"idle.":[30],"key":[32],"design":[33],"objectives":[34],"for":[35,49,63,92,112],"the":[36,44,50,60,64,93,107],"processor":[37],"systems":[38],"these":[40],"applications":[41],"are":[42,75],"providing":[43],"highest":[45,108],"possible":[46,109],"peak":[47,99],"performance":[48,67,100],"code":[52],"(e.g.,":[53],"handwriting":[54],"recognition,":[55],"image":[56],"decompression)":[57],"while":[58,97],"maximizing":[59],"battery":[61],"life":[62],"remaining":[65],"low":[66,94],"periods.":[68],"If":[69],"clock":[70],"frequency":[71],"supply":[73],"voltage":[74,119],"dynamically":[76],"varied":[77],"response":[79],"to":[80],"demands,":[83],"then":[84],"energy":[85,110],"consumed":[86],"per":[87],"process":[88],"can":[89],"be":[90],"reduced":[91],"periods,":[96],"retaining":[98],"when":[101],"required.":[102],"This":[103],"strategy,":[104],"achieves":[106],"efficiency":[111],"loads,":[115],"called":[117],"dynamic":[118],"scaling":[120],"(DVS).":[121]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":9}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-05-12T00:00:00"}