{"id":"https://openalex.org/W4242533631","doi":"https://doi.org/10.1145/384286.264203","title":"Coherence controller architectures for SMP-based CC-NUMA multiprocessors","display_name":"Coherence controller architectures for SMP-based CC-NUMA multiprocessors","publication_year":1997,"publication_date":"1997-05-01","ids":{"openalex":"https://openalex.org/W4242533631","doi":"https://doi.org/10.1145/384286.264203"},"language":"en","primary_location":{"id":"doi:10.1145/384286.264203","doi":"https://doi.org/10.1145/384286.264203","is_oa":true,"landing_page_url":"https://doi.org/10.1145/384286.264203","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/384286.264203","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/384286.264203","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013890585","display_name":"Maged M. Michael","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maged M. Michael","raw_affiliation_strings":["University of Rochester, Department of Computer Science, Rochester, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, Department of Computer Science, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109109852","display_name":"Ashwini K. Nanda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashwini K. Nanda","raw_affiliation_strings":["IBM Research, Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111723681","display_name":"Beng-Hong Lim","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Beng-Hong Lim","raw_affiliation_strings":["IBM Research, Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079254515","display_name":"Michael Lee Scott","orcid":"https://orcid.org/0000-0001-8652-7644","observed_orcids":["https://orcid.org/0000-0001-8652-7644"]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael L. Scott","raw_affiliation_strings":["University of Rochester, Department of Computer Science, Rochester, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, Department of Computer Science, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6132,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79798206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"25","issue":"2","first_page":"219","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9672999978065491,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9672999978065491,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.027899999171495438,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cc-numa","display_name":"CC-NUMA","score":0.8669999837875366},{"id":"https://openalex.org/keywords/smp-nodes","display_name":"SMP nodes","score":0.6299999952316284},{"id":"https://openalex.org/keywords/cache-coherence-protocols","display_name":"cache coherence protocols","score":0.628000020980835},{"id":"https://openalex.org/keywords/protocol-processor","display_name":"protocol processor","score":0.9229999780654907},{"id":"https://openalex.org/keywords/custom-hardware","display_name":"custom hardware","score":0.8759999871253967},{"id":"https://openalex.org/keywords/communication-requirements","display_name":"communication needs","score":0.4819999933242798},{"id":"https://openalex.org/keywords/splash-2","display_name":"SPLASH-2","score":0.734000027179718},{"id":"https://openalex.org/keywords/multiprocessor-performance","display_name":"multiprocessor performance","score":0.6470000147819519},{"id":"https://openalex.org/keywords/shared-memory-multiprocessors","display_name":"shared-memory multiprocessors","score":0.6660000085830688}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.853884220123291},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7577374577522278},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5739613175392151},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5739349126815796},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5408831238746643},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.512416660785675},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.4795762896537781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4747776687145233},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.47287341952323914},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.4398408532142639},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34588658809661865},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2649151384830475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2435477375984192},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.23955342173576355},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19627606868743896},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/384286.264203","doi":"https://doi.org/10.1145/384286.264203","is_oa":true,"landing_page_url":"https://doi.org/10.1145/384286.264203","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/384286.264203","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.298.9360","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.298.9360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.rochester.edu/u/scott/papers/1997_ISCA_coherence.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.550","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.rochester.edu/u/scott/papers/1997_IBM20675.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.584.2944","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.584.2944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://researchweb.watson.ibm.com/people/m/michael/isca-1997.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/384286.264203","doi":"https://doi.org/10.1145/384286.264203","is_oa":true,"landing_page_url":"https://doi.org/10.1145/384286.264203","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/384286.264203","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G5527661494","display_name":"High-Performance Synchronization for Shared-Memory          Parallel Programs","funder_award_id":"9319445","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7847635243","display_name":"Rapid Prototyping of Parallel Robot Vision Systems Using    Virtual Reality and Systems Simulation","funder_award_id":"9401142","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4242533631.pdf","grobid_xml":"https://content.openalex.org/works/W4242533631.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1580560707","https://openalex.org/W1975025054","https://openalex.org/W2127547524","https://openalex.org/W2145021036","https://openalex.org/W2160454978","https://openalex.org/W2163691271","https://openalex.org/W2168578078","https://openalex.org/W2171432528","https://openalex.org/W4234177455","https://openalex.org/W4243659729","https://openalex.org/W4248644755"],"related_works":["https://openalex.org/W2119463300","https://openalex.org/W2146309320","https://openalex.org/W2042880462","https://openalex.org/W7097324610","https://openalex.org/W2072099290","https://openalex.org/W2171802648","https://openalex.org/W94271517","https://openalex.org/W2165529924","https://openalex.org/W7100960312","https://openalex.org/W4234146066"],"abstract_inverted_index":{"Scalable":[0],"distributed":[1],"shared-memory":[2],"architectures":[3],"rely":[4],"on":[5,8,126,205,219],"coherence":[6,22,25,43,55,120,149,206,250],"controllers":[7,23,121,150,251],"each":[9,42],"processing":[10],"node":[11],"to":[12,57,60,81,108],"synthesize":[13],"cache-coherent":[14],"shared":[15],"memory":[16],"across":[17],"the":[18,54,74,89,99,114,129,146,153,162,182,186,195,199,202,220,240,244],"entire":[19],"machine.":[20],"The":[21],"execute":[24],"protocol":[26,39,51,56,82,105,166,224],"handlers":[27],"that":[28,73,145,193],"may":[29,65],"be":[30,58,109,169],"hardwired":[31],"in":[32,37,76,122],"custom":[33,46,85,102,175],"hardware":[34,47,67,86,103],"or":[35,254],"programmed":[36],"a":[38,50,178],"processor":[40,52],"within":[41],"controller.":[44],"Although":[45],"runs":[48],"faster,":[49],"allows":[53],"tailored":[59],"specific":[61],"application":[62,77],"needs":[63,107],"and":[64,94,97,104,118,135,201,216,248],"shorten":[66],"development":[68],"time.":[69],"Previous":[70],"research":[71],"show":[72],"increase":[75],"execution":[78,163],"time":[79,164],"due":[80],"processors":[83,96,106,167],"over":[84],"is":[87],"minimal.With":[88],"advent":[90],"of":[91,116,138,148,155,181,188,198,212,223,242,246],"SMP":[92],"nodes":[93],"faster":[95],"networks,":[98],"tradeoff":[100],"between":[101],"reexamined.":[110],"This":[111],"paper":[112],"studies":[113],"performance":[115,154,221,232,245],"custom-hardware":[117],"protocol-processor-based":[119,249],"SMP-node-based":[123],"CC-NUMA":[124],"systems":[125],"applications":[127,156,200],"from":[128],"SPLASH-2":[130],"suite.":[131],"Using":[132],"realistic":[133],"parameters":[134,192],"detailed":[136],"models":[137],"existing":[139],"state-of-the-art":[140],"system":[141,204,229],"components,":[142],"it":[143],"shows":[144],"occupancy":[147],"can":[151,168,227],"limit":[152],"with":[157],"high":[158],"communication":[159,196,214],"requirements,":[160],"where":[161],"using":[165,174],"twice":[170],"as":[171,173],"long":[172],"hardware.To":[176],"gain":[177],"deeper":[179],"understanding":[180],"tradeoff,":[183],"we":[184],"investigate":[185],"effect":[187],"varying":[189],"several":[190],"architectural":[191],"influence":[194],"characteristics":[197],"underlying":[203],"controller":[207],"performance.":[208],"We":[209,237],"identify":[210],"measures":[211],"applications'":[213],"requirements":[215],"their":[217],"impact":[218],"penalty":[222],"processors,":[225],"which":[226],"help":[228],"designers":[230],"predict":[231],"penalties":[233],"for":[234],"other":[235],"applications.":[236],"also":[238],"study":[239],"potential":[241],"improving":[243],"hardware-based":[247],"by":[252],"separating":[253],"duplicating":[255],"critical":[256],"components.":[257]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-05-12T00:00:00"}