{"id":"https://openalex.org/W4241855679","doi":"https://doi.org/10.1109/dac.1984.1585766","title":"The Second Generation MOTIS Mixed-Mode Simulator","display_name":"The Second Generation MOTIS Mixed-Mode Simulator","publication_year":1984,"publication_date":"1984-01-01","ids":{"openalex":"https://openalex.org/W4241855679","doi":"https://doi.org/10.1109/dac.1984.1585766","mag":"2128326790"},"language":"en","primary_location":{"id":"doi:10.1109/dac.1984.1585766","doi":"https://doi.org/10.1109/dac.1984.1585766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac.1984.1585766","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"21st Design Automation Conference Proceedings","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005294796","display_name":"C.-F. Chen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.F. Chen","raw_affiliation_strings":["AT and T Bell Laboratories, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110229027","display_name":"Chi-Yuan Lo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-Y. Lo","raw_affiliation_strings":["AT&T Bell Labaratories, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Labaratories, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051224932","display_name":"H. N. Nham","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.N. Nham","raw_affiliation_strings":["AT and T Bell Laboratories, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088457893","display_name":"P. Subramaniam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Subramaniam","raw_affiliation_strings":["AT&T Bell Labaratories, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Labaratories, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1283103587"],"apc_list":null,"apc_paid":null,"fwci":12.7905,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.99500139,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"1","issue":null,"first_page":"10","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6187000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6187000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.22669999301433563,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.03629999980330467,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-mode-simulation","display_name":"mixed-mode simulation","score":0.9670000076293945},{"id":"https://openalex.org/keywords/mos-circuits","display_name":"MOS circuits","score":0.5630000233650208},{"id":"https://openalex.org/keywords/timing-simulation","display_name":"timing simulation","score":0.7049999833106995},{"id":"https://openalex.org/keywords/relaxation-algorithm","display_name":"relaxation algorithm","score":0.7699999809265137},{"id":"https://openalex.org/keywords/switch-level-simulation","display_name":"switch-level simulation","score":0.7639999985694885},{"id":"https://openalex.org/keywords/logic-verification","display_name":"logic verification","score":0.7749999761581421},{"id":"https://openalex.org/keywords/floating-capacitors","display_name":"floating capacitors","score":0.878000020980835}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.707875669002533},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.7071306109428406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6793631911277771},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5819127559661865},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5691848993301392},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.5408111214637756},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4956408739089966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44203755259513855},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39231547713279724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20837187767028809},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18641826510429382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.180522620677948},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0964643657207489},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dac.1984.1585766","doi":"https://doi.org/10.1109/dac.1984.1585766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac.1984.1585766","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"21st Design Automation Conference Proceedings","raw_type":"proceedings-article"},{"id":"mag:2128326790","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/dac/dac1984.html#ChenLNS84","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Design Automation Conference","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970983802","https://openalex.org/W2024073620","https://openalex.org/W2029613718","https://openalex.org/W2034468751","https://openalex.org/W2036597275","https://openalex.org/W2059454390","https://openalex.org/W2087830284","https://openalex.org/W2119759405","https://openalex.org/W3034346553","https://openalex.org/W4229852702","https://openalex.org/W4236999695"],"related_works":["https://openalex.org/W2029613718","https://openalex.org/W2161790768","https://openalex.org/W2119759405","https://openalex.org/W2138354513","https://openalex.org/W1981585200","https://openalex.org/W4255183762","https://openalex.org/W2048995181","https://openalex.org/W1893609423","https://openalex.org/W2112410247","https://openalex.org/W2125751819"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,13,79],"second":[4],"generation":[5],"MOTIS":[6,81],"mixed-mode":[7,59,82],"simulator.":[8,83],"In":[9],"particular,":[10],"It":[11,26,47],"extends":[12],"current":[14],"modeling":[15],"capabilities":[16],"to":[17],"include":[18],"resistors,":[19],"floating":[20],"capacitors,":[21],"and":[22,38,50,70,76],"bidirectional":[23],"transmission":[24],"gates.":[25],"employs":[27],"a":[28,39,58],"relaxation":[29],"algorithm":[30],"with":[31],"local":[32],"time-step":[33],"control":[34],"for":[35,43,53,67],"timing":[36,51],"simulation,":[37],"switch":[40],"level":[41],"approach":[42],"unit":[44],"delay":[45],"simulation.":[46],"provides":[48],"logic":[49],"verification":[52],"general":[54],"MOS":[55],"circuits":[56],"in":[57],"environment.":[60],"The":[61],"new":[62],"simulator":[63],"is":[64,72],"being":[65],"used":[66],"production":[68],"chips,":[69],"it":[71],"more":[73],"accurate,":[74],"flexible,":[75],"efficient":[77],"than":[78],"existing":[80]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2022-05-12T00:00:00"}