{"id":"https://openalex.org/W4241035809","doi":"https://doi.org/10.1145/195473.195494","title":"Integration of message passing and shared memory in the Stanford FLASH multiprocessor","display_name":"Integration of message passing and shared memory in the Stanford FLASH multiprocessor","publication_year":1994,"publication_date":"1994-11-01","ids":{"openalex":"https://openalex.org/W4241035809","doi":"https://doi.org/10.1145/195473.195494"},"language":"en","primary_location":{"id":"doi:10.1145/195473.195494","doi":"https://doi.org/10.1145/195473.195494","is_oa":true,"landing_page_url":"https://doi.org/10.1145/195473.195494","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/381792.195494","source":{"id":"https://openalex.org/S7407086669","display_name":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the sixth international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/381792.195494","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083829560","display_name":"John Heinlein","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Heinlein","raw_affiliation_strings":["Computer Systems Laboratory, Stanford University, Stanford, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069896359","display_name":"Kourosh Gharachorloo Y","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210113597","display_name":"Defense Engineering Corporation (United States)","ror":"https://ror.org/01vj91x16","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113597"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kourosh Gharachorloo","raw_affiliation_strings":["DEC Western Research Laboratory, 250 University Ave., Pato Alto, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEC Western Research Laboratory, 250 University Ave., Pato Alto, CA","institution_ids":["https://openalex.org/I4210113597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049860303","display_name":"Scott Dresser","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Dresser","raw_affiliation_strings":["Hewlett-Packard, Workstation Systems Division, 300 Apollo Drive, Chelmsford, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett-Packard, Workstation Systems Division, 300 Apollo Drive, Chelmsford, MA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102095475","display_name":"Anoop Gupta","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anoop Gupta","raw_affiliation_strings":["Computer Systems Laboratory, Stanford University, Stanford, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.0962,"has_fulltext":true,"cited_by_count":65,"citation_normalized_percentile":{"value":0.97858672,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.02810000069439411,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.002099999925121665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/message-passing","display_name":"message passing","score":0.8410000205039978},{"id":"https://openalex.org/keywords/shared-memory","display_name":"shared memory","score":0.9869999885559082},{"id":"https://openalex.org/keywords/multiprocessor-architecture","display_name":"multiprocessor architecture","score":0.7450000047683716},{"id":"https://openalex.org/keywords/message-passing-protocols","display_name":"message passing protocols","score":0.7350000143051147},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"virtual memory","score":0.8899999856948853},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"cache coherence","score":0.9990000128746033},{"id":"https://openalex.org/keywords/interprocessor-communication","display_name":"interprocessor communication","score":0.621999979019165}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8646037578582764},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.675076961517334},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5893330574035645},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.5449366569519043},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4764440655708313},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.4166645407676697},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.40850141644477844},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39525750279426575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3714596629142761},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35009151697158813},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3226362466812134},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.28697097301483154},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2661668658256531},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2478005290031433},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1636086106300354},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.09470215439796448}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/195473.195494","doi":"https://doi.org/10.1145/195473.195494","is_oa":true,"landing_page_url":"https://doi.org/10.1145/195473.195494","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/381792.195494","source":{"id":"https://openalex.org/S7407086669","display_name":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the sixth international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/195473.195494","doi":"https://doi.org/10.1145/195473.195494","is_oa":true,"landing_page_url":"https://doi.org/10.1145/195473.195494","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/381792.195494","source":{"id":"https://openalex.org/S7407086669","display_name":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the sixth international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4241035809.pdf","grobid_xml":"https://content.openalex.org/works/W4241035809.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1998040188","https://openalex.org/W2006090396","https://openalex.org/W2012288359","https://openalex.org/W2110468472","https://openalex.org/W2111820660","https://openalex.org/W2137677055","https://openalex.org/W2154182564","https://openalex.org/W2155066383","https://openalex.org/W2171432528","https://openalex.org/W2230327329","https://openalex.org/W4234177455","https://openalex.org/W4248644755"],"related_works":["https://openalex.org/W7096082747","https://openalex.org/W1654553710","https://openalex.org/W4234177455","https://openalex.org/W7097717475","https://openalex.org/W7096471191","https://openalex.org/W161669517","https://openalex.org/W2101434495","https://openalex.org/W1998761481","https://openalex.org/W1620730552","https://openalex.org/W7099918732"],"abstract_inverted_index":{"The":[0],"advantages":[1],"of":[2,12,31,112,135],"using":[3],"message":[4,67,74],"passing":[5,68,75],"over":[6],"shared":[7],"memory":[8],"for":[9,36,146],"certain":[10],"types":[11],"communication":[13],"and":[14,51,59,87,121],"synchronization":[15],"have":[16],"provided":[17],"an":[18,105],"incentive":[19],"to":[20,43,64,80,93,99],"integrate":[21],"both":[22],"models":[23],"within":[24],"a":[25,49],"single":[26],"architecture.":[27],"A":[28],"key":[29],"goal":[30],"the":[32,57,81,110,113],"FLASH":[33,63,86],"(FLexible":[34],"Architecture":[35],"SHared":[37],"memory)":[38],"project":[39],"at":[40],"Stanford":[41],"is":[42],"achieve":[44,71],"this":[45,94,129],"integration":[46],"while":[47],"maintaining":[48],"simple":[50],"efficient":[52],"design.":[53],"This":[54],"paper":[55],"presents":[56],"hardware":[58],"software":[60],"mechanisms":[61],"in":[62,85],"support":[65],"various":[66],"protocols.":[69],"We":[70],"low":[72],"overhead":[73],"by":[76,88],"delegating":[77],"protocol":[78],"functionality":[79],"programmable":[82],"node":[83],"controllers":[84],"providing":[89],"direct":[90],"user-level":[91],"access":[92],"messaging":[95,114],"subsystem.":[96],"In":[97],"contrast":[98],"most":[100],"earlier":[101],"work,":[102],"we":[103],"provide":[104],"integrated":[106],"solution":[107],"that":[108,128],"handles":[109],"interaction":[111],"protocols":[115],"with":[116],"virtual":[117],"memory,":[118],"protected":[119],"multiprogramming,":[120],"cache":[122],"coherence.":[123],"Detailed":[124],"simulation":[125],"studies":[126],"indicate":[127],"system":[130],"can":[131],"sustain":[132],"message-transfers":[133],"rates":[134],"several":[136],"hundred":[137],"megabytes":[138],"per":[139],"second,":[140],"effectively":[141],"utilizing":[142],"projected":[143],"network":[144],"bandwidths":[145],"next":[147],"generation":[148],"multiprocessors.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2022-05-12T00:00:00"}