{"id":"https://openalex.org/W4240717542","doi":"https://doi.org/10.1109/isca.2001.937455","title":"Measuring experimental error in microprocessor simulation","display_name":"Measuring experimental error in microprocessor simulation","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W4240717542","doi":"https://doi.org/10.1109/isca.2001.937455"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2001.937455","doi":"https://doi.org/10.1109/isca.2001.937455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2001.937455","pdf_url":null,"source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 28th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076334479","display_name":"Rajagopalan Desikan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Desikan","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067337700","display_name":"Doug Burger","orcid":"https://orcid.org/0009-0006-6588-6596","observed_orcids":["https://orcid.org/0009-0006-6588-6596"]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Burger","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063354509","display_name":"Stephen W. Keckler","orcid":"https://orcid.org/0000-0001-6701-6099","observed_orcids":["https://orcid.org/0000-0001-6701-6099"]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.W. Keckler","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":2.6163,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.89926899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0026000000070780516,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor-simulation","display_name":"microprocessor simulation","score":0.7910000085830688},{"id":"https://openalex.org/keywords/simulator-validation","display_name":"simulator validation","score":0.9150000214576721},{"id":"https://openalex.org/keywords/experimental-error","display_name":"experimental error","score":0.8500000238418579},{"id":"https://openalex.org/keywords/alpha-21264","display_name":"Alpha 21264","score":0.9490000009536743},{"id":"https://openalex.org/keywords/microbenchmarks","display_name":"microbenchmarks","score":0.9559999704360962},{"id":"https://openalex.org/keywords/spec2000","display_name":"SPEC2000","score":0.9390000104904175},{"id":"https://openalex.org/keywords/pipeline-simulation","display_name":"pipeline simulation","score":0.4779999852180481}],"concepts":[{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.847571611404419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8344104290008545},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7688583135604858},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7525690197944641},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6549214124679565},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.6213255524635315},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.554728627204895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46185266971588135},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.42587828636169434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40395188331604004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31145039200782776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1862194836139679},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1274067759513855},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2001.937455","doi":"https://doi.org/10.1109/isca.2001.937455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2001.937455","pdf_url":null,"source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 28th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1733564367","https://openalex.org/W1986244802","https://openalex.org/W2032094184","https://openalex.org/W2041129851","https://openalex.org/W2089363288","https://openalex.org/W2102081731","https://openalex.org/W2105321788","https://openalex.org/W2127609451","https://openalex.org/W2128152474","https://openalex.org/W2138351227","https://openalex.org/W2141342364","https://openalex.org/W2159617380","https://openalex.org/W2163820265","https://openalex.org/W4211194490","https://openalex.org/W4236225749","https://openalex.org/W4243824582","https://openalex.org/W4245021564","https://openalex.org/W6637859861","https://openalex.org/W6683865707"],"related_works":["https://openalex.org/W7098717920","https://openalex.org/W7100939632","https://openalex.org/W2049554910","https://openalex.org/W1981706828","https://openalex.org/W7098161167","https://openalex.org/W2534304347","https://openalex.org/W4391183677","https://openalex.org/W7099969844","https://openalex.org/W2178886179","https://openalex.org/W3190984893"],"abstract_inverted_index":{"Abstract:":[0],"We":[1,29,111],"measure":[2],"the":[3,9,19,23,31,67,71,75,97,101,109,130,136],"experimental":[4],"error":[5,86,119],"that":[6,33,62,103,148],"arises":[7],"from":[8,120,129],"use":[10],"of":[11,21,25,56,59,66,77,91,100],"non-validated":[12],"simulators":[13],"in":[14,154],"computer":[15],"architecture":[16],"research,":[17],"with":[18],"goal":[20],"increasing":[22],"rigor":[24],"simulation-":[26],"based":[27],"studies.":[28],"describe":[30,80],"methodology":[32],"we":[34,79,82,134],"used":[35],"to":[36,87,107,122,138],"validate":[37],"a":[38,42,57],"microprocessor":[39],"simulator":[40,85],"against":[41],"Compaq":[43],"DS-10L":[44],"workstation,":[45],"which":[46,139],"contains":[47],"an":[48,88],"Alpha":[49],"21264":[50,68],"processor.":[51],"Our":[52],"evaluation":[53],"suite":[54,73],"consists":[55],"set":[58,76],"21":[60],"microbenchmarks":[61],"stress":[63],"different":[64,145,152],"aspects":[65,99],"microarchitecture.":[69],"Using":[70],"microbenchmark":[72],"as":[74],"workloads,":[78],"how":[81,113],"reduced":[83],"our":[84],"arithmetic":[89],"mean":[90],"2%,":[92],"and":[93],"include":[94],"details":[95],"about":[96],"specific":[98],"pipeline":[102],"required":[104],"extra":[105],"care":[106],"reduce":[108,117],"error.":[110],"show":[112],"these":[114],"low-level":[115],"optimizations":[116,141],"average":[118],"40%":[121],"less":[123],"than":[124],"20%":[125],"on":[126],"macrobenchmarks":[127],"drawn":[128],"SPEC2000":[131],"suite.":[132],"Finally,":[133],"examine":[135],"degree":[137],"performance":[140],"are":[142],"stable":[143],"across":[144],"simulators,":[146],"showing":[147],"researchers":[149],"would":[150],"draw":[151],"conclusions,":[153],"some":[155],"cases,":[156],"if":[157],"using":[158],"validated":[159],"simulators.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2022-05-12T00:00:00"}