{"id":"https://openalex.org/W4239997146","doi":"https://doi.org/10.1145/642089.642111","title":"A preliminary architecture for a basic data-flow processor","display_name":"A preliminary architecture for a basic data-flow processor","publication_year":1975,"publication_date":"1975-01-01","ids":{"openalex":"https://openalex.org/W4239997146","doi":"https://doi.org/10.1145/642089.642111"},"language":"en","primary_location":{"id":"doi:10.1145/642089.642111","doi":"https://doi.org/10.1145/642089.642111","is_oa":true,"landing_page_url":"https://doi.org/10.1145/642089.642111","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/642089.642111","source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd annual symposium on Computer architecture - ISCA '75","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/642089.642111","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070127018","display_name":"Jack B. Dennis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jack B. Dennis","raw_affiliation_strings":["Project MAC, Massachusetts Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Project MAC, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022098688","display_name":"David P. Misunas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David P. Misunas","raw_affiliation_strings":["Project MAC, Massachusetts Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Project MAC, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":3.0769,"has_fulltext":true,"cited_by_count":227,"citation_normalized_percentile":{"value":0.88050314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10317","display_name":"Advanced Database Systems and Queries","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-computing","display_name":"parallel computing","score":0.41999998688697815},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.796999990940094},{"id":"https://openalex.org/keywords/memory-management","display_name":"memory management","score":0.6869999766349792},{"id":"https://openalex.org/keywords/concurrent-computing","display_name":"concurrent processing","score":0.597000002861023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8606566786766052},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5903632044792175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5653596520423889},{"id":"https://openalex.org/C2775945657","wikidata":"https://www.wikidata.org/wiki/Q381442","display_name":"Structuring","level":2,"score":0.5426685214042664},{"id":"https://openalex.org/C2778241615","wikidata":"https://www.wikidata.org/wiki/Q83303","display_name":"Fortran","level":2,"score":0.5239303708076477},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5198422074317932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46432867646217346},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.4563201069831848},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4334544539451599},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37574851512908936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2652484178543091},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2381020188331604},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13001158833503723},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.10161492228507996},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.08530241250991821},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/642089.642111","doi":"https://doi.org/10.1145/642089.642111","is_oa":true,"landing_page_url":"https://doi.org/10.1145/642089.642111","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/642089.642111","source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd annual symposium on Computer architecture - ISCA '75","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/642089.642111","doi":"https://doi.org/10.1145/642089.642111","is_oa":true,"landing_page_url":"https://doi.org/10.1145/642089.642111","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/642089.642111","source":{"id":"https://openalex.org/S4393916863","display_name":"Proceedings - International Symposium on Computer Architecture/Proceedings","issn_l":"1063-6897","issn":["1063-6897"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd annual symposium on Computer architecture - ISCA '75","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4239997146.pdf","grobid_xml":"https://content.openalex.org/works/W4239997146.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W1559577056","https://openalex.org/W1994174872","https://openalex.org/W2083351493","https://openalex.org/W2149674691"],"related_works":["https://openalex.org/W2014964728","https://openalex.org/W11854027","https://openalex.org/W1569021458","https://openalex.org/W1994174872","https://openalex.org/W1998024887","https://openalex.org/W2046607818","https://openalex.org/W188778722","https://openalex.org/W1570443869","https://openalex.org/W7061105889","https://openalex.org/W2150998403"],"abstract_inverted_index":{"A":[0],"processor":[1,26,34,41,51],"is":[2,27],"described":[3],"which":[4,46],"can":[5],"achieve":[6],"highly":[7],"parallel":[8],"execution":[9],"of":[10,50,61,74],"programs":[11],"represented":[12],"in":[13],"data-flow":[14,33,38],"form.":[15],"The":[16,40,65],"language":[17],"implemented":[18],"incorporates":[19],"conditional":[20],"and":[21,24,53,76],"iteration":[22],"mechanisms,":[23],"the":[25,48,59,72],"a":[28,31,36,43,78],"step":[29],"toward":[30],"practical":[32],"for":[35],"Fortran-level":[37],"language.":[39],"has":[42],"unique":[44],"architecture":[45,66],"avoids":[47],"problems":[49],"switching":[52],"memory/processor":[54],"interconnecion":[55],"that":[56],"usually":[57],"limit":[58],"degree":[60],"realizable":[62],"concurrent":[63],"processing.":[64],"offers":[67],"an":[68],"unusual":[69],"solution":[70],"to":[71],"problem":[73],"structuring":[75],"managing":[77],"two-level":[79],"memory":[80],"system.":[81]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":4}],"updated_date":"2026-11-11T12:16:26.678958","created_date":"2022-05-12T00:00:00"}