{"id":"https://openalex.org/W4239785891","doi":"https://doi.org/10.1145/800213.806529","title":"A multi-microprocessor computer system architecture","display_name":"A multi-microprocessor computer system architecture","publication_year":1975,"publication_date":"1975-01-01","ids":{"openalex":"https://openalex.org/W4239785891","doi":"https://doi.org/10.1145/800213.806529"},"language":"en","primary_location":{"id":"doi:10.1145/800213.806529","doi":"https://doi.org/10.1145/800213.806529","is_oa":false,"landing_page_url":"https://doi.org/10.1145/800213.806529","pdf_url":null,"source":{"id":"https://openalex.org/S7407089168","display_name":"ACM SIGOPS Symposium on Operating Systems Principles (SOSP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the fifth symposium on Operating systems principles - SOSP '75","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041940608","display_name":"Bruce W. Arden","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bruce W. Arden","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016844674","display_name":"Alan D. Berenbaum","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alan D. Berenbaum","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6442,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.9625,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"114","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9253000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9253000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.033799998462200165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.03189999982714653,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-microprocessor-systems","display_name":"multi-microprocessor systems","score":0.8980000019073486},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"distributed computing","score":0.7369999885559082},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"multiprocessing","score":0.6909999847412109},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"computer architecture","score":0.7620000243186951},{"id":"https://openalex.org/keywords/memory-management","display_name":"memory management","score":0.9559999704360962},{"id":"https://openalex.org/keywords/process-control","display_name":"process control","score":0.8479999899864197},{"id":"https://openalex.org/keywords/operating-systems","display_name":"operating systems","score":0.9070000052452087},{"id":"https://openalex.org/keywords/processor-interconnection","display_name":"processor interconnection","score":0.5929999947547913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.771439790725708},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6886080503463745},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6352701783180237},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.562842071056366},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5388957858085632},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5284616351127625},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5041149854660034},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4917011857032776},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.47749659419059753},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4572974145412445},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41949793696403503},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2209170162677765},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2201153039932251},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/800213.806529","doi":"https://doi.org/10.1145/800213.806529","is_oa":false,"landing_page_url":"https://doi.org/10.1145/800213.806529","pdf_url":null,"source":{"id":"https://openalex.org/S7407089168","display_name":"ACM SIGOPS Symposium on Operating Systems Principles (SOSP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the fifth symposium on Operating systems principles - SOSP '75","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2075485473","https://openalex.org/W2970522106","https://openalex.org/W2127350503","https://openalex.org/W2031861831","https://openalex.org/W4231492226","https://openalex.org/W1633901420","https://openalex.org/W48054157","https://openalex.org/W235140725","https://openalex.org/W4247355586","https://openalex.org/W181214149"],"abstract_inverted_index":{"The":[0,40],"development":[1],"of":[2,8,35],"microprocessors":[3,50],"has":[4],"suggested":[5],"the":[6,36],"design":[7,18,42],"distributed":[9],"processing":[10],"and":[11,31,51],"multiprocessing":[12],"computer":[13,16],"architectures.":[14],"A":[15],"system":[17,47],"incorporating":[19],"these":[20],"ideas":[21],"is":[22,44],"proposed,":[23],"along":[24],"with":[25,49],"its":[26],"impact":[27],"on":[28],"memory":[29],"management":[30],"process":[32],"control":[33],"aspects":[34],"system's":[37],"operating":[38],"system.":[39],"key":[41],"feature":[43],"to":[45,58],"identify":[46],"processes":[48],"interconnect":[52],"them":[53],"in":[54],"a":[55],"hierarchy":[56],"constructed":[57],"minimize":[59],"intercommunication":[60],"requirements.":[61]},"counts_by_year":[],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2022-05-12T00:00:00"}