{"id":"https://openalex.org/W4239236446","doi":"https://doi.org/10.35940/ijrte.e5870.018520","title":"Design of FinFET based 128 bit SRAM in 7nm & Various Effects near Threshold Operation for Ultra Low Power Application.","display_name":"Design of FinFET based 128 bit SRAM in 7nm & Various Effects near Threshold Operation for Ultra Low Power Application.","publication_year":2020,"publication_date":"2020-01-30","ids":{"openalex":"https://openalex.org/W4239236446","doi":"https://doi.org/10.35940/ijrte.e5870.018520"},"language":"en","primary_location":{"id":"doi:10.35940/ijrte.e5870.018520","doi":"https://doi.org/10.35940/ijrte.e5870.018520","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijrte.e5870.018520","pdf_url":null,"source":{"id":"https://openalex.org/S4210169567","display_name":"International Journal of Recent Technology and Engineering (IJRTE)","issn_l":"2277-3878","issn":["2277-3878"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Recent Technology and Engineering (IJRTE)","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.35940/ijrte.e5870.018520","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041628752","display_name":"T. Vasudeva Reddy","orcid":"https://orcid.org/0000-0003-3115-6385","observed_orcids":["https://orcid.org/0000-0003-3115-6385"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Vasudeva Reddy*","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114047176","display_name":"K. Madhava Rao","orcid":"https://orcid.org/0000-0002-1949-6961","observed_orcids":["https://orcid.org/0000-0002-1949-6961"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Madhava Rao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5050923067","display_name":"P. Kavitha Reddy","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Kavitha Reddy","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"8","issue":"5","first_page":"3361","last_page":"3366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.004800000227987766,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finfet","display_name":"FinFET","score":0.9490000009536743},{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.9359999895095825},{"id":"https://openalex.org/keywords/near-threshold-operation","display_name":"near-threshold operation","score":0.8190000057220459},{"id":"https://openalex.org/keywords/subthreshold-operation","display_name":"subthreshold operation","score":0.843999981880188},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.7839999794960022},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"ultra-low power","score":0.7350000143051147},{"id":"https://openalex.org/keywords/pvt-variation","display_name":"PVT variation","score":0.7250000238418579},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"single event upset","score":0.8140000104904175},{"id":"https://openalex.org/keywords/single-event-effects","display_name":"single event effects","score":0.8289999961853027},{"id":"https://openalex.org/keywords/bias-temperature-instability","display_name":"bias temperature instability","score":0.652999997138977},{"id":"https://openalex.org/keywords/design-trade-offs","display_name":"design trade-offs","score":0.5540000200271606},{"id":"https://openalex.org/keywords/gate-delay","display_name":"gate delay","score":0.6029999852180481}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7896535992622375},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7081363201141357},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.666254460811615},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6234946250915527},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6143887639045715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5663993954658508},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5262364745140076},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4980580806732178},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4407360553741455},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42975980043411255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4213795065879822},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3329319953918457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3272297978401184},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.35940/ijrte.e5870.018520","doi":"https://doi.org/10.35940/ijrte.e5870.018520","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijrte.e5870.018520","pdf_url":null,"source":{"id":"https://openalex.org/S4210169567","display_name":"International Journal of Recent Technology and Engineering (IJRTE)","issn_l":"2277-3878","issn":["2277-3878"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Recent Technology and Engineering (IJRTE)","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.35940/ijrte.e5870.018520","doi":"https://doi.org/10.35940/ijrte.e5870.018520","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijrte.e5870.018520","pdf_url":null,"source":{"id":"https://openalex.org/S4210169567","display_name":"International Journal of Recent Technology and Engineering (IJRTE)","issn_l":"2277-3878","issn":["2277-3878"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Recent Technology and Engineering (IJRTE)","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4385625080","https://openalex.org/W2183162065","https://openalex.org/W3165335080","https://openalex.org/W4410563757","https://openalex.org/W2762812170","https://openalex.org/W4391071576","https://openalex.org/W4385776520","https://openalex.org/W1923153500","https://openalex.org/W4285369888","https://openalex.org/W2146843832"],"abstract_inverted_index":{"With":[0],"the":[1,8,10,41,51,58,62,78,93,108,111,124,129,144,173,193,198,206,210,221,229],"existing":[2],"technology":[3,112],"and":[4,15,32,85,98,113,137,164,178],"survey":[5],"it":[6],"indicates":[7],"increasing":[9,67,92],"number":[11],"of":[12,30,50,61,68,77,123,132,143,149,157,175],"transistors":[13],"count":[14],"exploring":[16],"methodologies":[17,131],"leads":[18,65],"to":[19,36,66,88,127,220],"innovative":[20],"design":[21,53,130,147],"in":[22,90,103,209,228],"memories.":[23],"In":[24],"general":[25],"SRAM":[26],"occupies":[27],"considerable":[28],"amount":[29],"area":[31],"less":[33],"performance":[34,199],"due":[35],"leakage":[37,69,211],"power":[38,48,161],"that":[39,64],"limits":[40],"operation":[42,204],"under":[43,186,200],"sub":[44],"threshold":[45,166],"region.":[46],"The":[47,100,120,140,168],"consumption":[49],"circuit":[52,183],"is":[54,126,170,216],"primarily":[55,106],"depends":[56],"on":[57,115,172],"switching":[59],"activity":[60],"transistor":[63],"current":[70],"at":[71,162],"near":[72,165,202],"or":[73,201],"subthreshold":[74],"operation.":[75,139,167],"Some":[76],"challenges":[79,109],"like":[80],"PVT":[81],"variations,":[82],"SEU,":[83],"SEE,":[84],"RDF":[86],"lead":[87],"reduction":[89],"performance,":[91,159],"power,":[94],"BTI,":[95],"sizing,":[96],"delay":[97,215],"yield.":[99],"research":[101],"work":[102],"this":[104],"paper":[105,125,145],"describes":[107],"with":[110,182,205],"effects":[114],"CMOS":[116,133,223],"&":[117,134],"Finfet":[118],"designs.":[119],"second":[121],"aspect":[122],"represents":[128],"FinFET":[135,150,189],"models":[136],"its":[138],"third":[141],"part":[142],"explains":[146],"tradeoff":[148],"SRAM.":[151],"Final":[152],"sections":[153],"present":[154,230],"a":[155,180],"comparison":[156],"high":[158],"low":[160],"normal":[163],"Comparisons":[169],"made":[171,179],"basis":[174],"process":[176],"parameters":[177],"conclusion":[181],"functionality,":[184],"reliability":[185],"different":[187],"technologies.":[188],"based":[190],"SRAM\u2019s":[191],"are":[192],"emerging":[194],"memory":[195,224],"trends":[196],"by":[197],"sub-threshold":[203],"minimal":[207,213],"variation":[208],"current,":[212],"gate":[214],"an":[217],"alternate":[218],"solution":[219],"traditional":[222],"designs":[225],"as":[226],"showed":[227],"work.":[231]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-09-26T08:19:03.415552","created_date":"2022-05-12T00:00:00"}