{"id":"https://openalex.org/W4238314902","doi":"https://doi.org/10.1109/iwv.1998.667133","title":"Matisse: a system-on-chip design methodology emphasizing dynamic memory management","display_name":"Matisse: a system-on-chip design methodology emphasizing dynamic memory management","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W4238314902","doi":"https://doi.org/10.1109/iwv.1998.667133"},"language":"en","primary_location":{"id":"doi:10.1109/iwv.1998.667133","doi":"https://doi.org/10.1109/iwv.1998.667133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwv.1998.667133","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No.98EX158)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073824407","display_name":"D. Verkest","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Verkest","raw_affiliation_strings":["Alcatel Telecom, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Telecom, Antwerp, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070483125","display_name":"Julio Leao Da Silva","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Leao da Silva","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066997850","display_name":"C. Ykman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Ykman","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065848160","display_name":"K. Croes","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Croes","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110792333","display_name":"M. Miranda","orcid":"https://orcid.org/0000-0002-6582-7709","observed_orcids":["https://orcid.org/0000-0002-6582-7709"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Miranda","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052158675","display_name":"Sven Wuytack","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Wuytack","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025010535","display_name":"G. de Jong","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. de Jong","raw_affiliation_strings":["Alcatel Telecom, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Telecom, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515","observed_orcids":["https://orcid.org/0000-0002-3599-8515"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Catthoor","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5003860948","display_name":"H. De Man","orcid":"https://orcid.org/0000-0002-5053-2326","observed_orcids":["https://orcid.org/0000-0002-5053-2326"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. De Man","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1916,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88791679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"48","issue":null,"first_page":"110","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/henri-matisse","display_name":"Henri Matisse","score":0.8140000104904175},{"id":"https://openalex.org/keywords/soc-design","display_name":"system-on-chip design","score":0.9369999766349792},{"id":"https://openalex.org/keywords/dynamic-memory-management","display_name":"dynamic memory management","score":0.9649999737739563},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"embedded systems","score":0.7609999775886536},{"id":"https://openalex.org/keywords/concurrent-object-oriented-languages","display_name":"concurrent object-oriented languages","score":0.7360000014305115},{"id":"https://openalex.org/keywords/hardware-software-co-design","display_name":"hardware-software co-design","score":0.8190000057220459},{"id":"https://openalex.org/keywords/timing-constraints","display_name":"timing constraints","score":0.9440000057220459},{"id":"https://openalex.org/keywords/atm","display_name":"ATM","score":0.7319999933242798},{"id":"https://openalex.org/keywords/area-and-power-consumption","display_name":"area and power consumption","score":0.5019999742507935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8168081045150757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5978958606719971},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5276759266853333},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4990873336791992},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4936736524105072},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.45967796444892883},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45280128717422485},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4386778771877289},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42065492272377014},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27454906702041626},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21311527490615845},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.15031713247299194},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iwv.1998.667133","doi":"https://doi.org/10.1109/iwv.1998.667133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwv.1998.667133","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No.98EX158)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.132.5111","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.5111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.imec.be/design/dmm/pdf/00159.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.50.1033","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.50.1033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ipct.pucrs.br/julioleao/verkest.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.56.8153","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.56.8153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://imecgate.imec.be/vsdm/projects/matisse/../../ftp/pub/iwv98.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W301258695","https://openalex.org/W1496149183","https://openalex.org/W1496267491","https://openalex.org/W1899349177","https://openalex.org/W2003018393","https://openalex.org/W2043141114","https://openalex.org/W2099679037","https://openalex.org/W2121538989","https://openalex.org/W2154670520","https://openalex.org/W2155256384","https://openalex.org/W4232969677","https://openalex.org/W4235434878","https://openalex.org/W4248509455","https://openalex.org/W4253032652","https://openalex.org/W6629762304"],"related_works":["https://openalex.org/W4236617932","https://openalex.org/W2164287116","https://openalex.org/W2142252489","https://openalex.org/W2500438738","https://openalex.org/W2290616110","https://openalex.org/W7037412637","https://openalex.org/W4238796900","https://openalex.org/W2122750858","https://openalex.org/W1592821753","https://openalex.org/W4235728653"],"abstract_inverted_index":{"Matisse":[0,28,48,101],"is":[1],"a":[2,11,33,37,92],"design":[3],"environment":[4],"intended":[5],"for":[6,72],"developing":[7],"systems":[8,87,106],"characterized":[9],"by":[10],"tight":[12],"interaction":[13],"between":[14],"control":[15],"and":[16,22,24,52,61,77,117],"data-flow":[17],"behavior,":[18],"intensive":[19],"data":[20,97],"storage":[21],"transfer":[23],"stringent":[25],"real-time":[26],"requirements.":[27],"bridges":[29],"the":[30,108],"gap":[31],"from":[32],"system":[34],"specification,":[35],"using":[36,96],"concurrent":[38],"object-oriented":[39],"language,":[40],"to":[41,69],"an":[42],"optimized":[43],"embedded":[44,86],"single-chip":[45],"hardware/software":[46],"implementation.":[47],"supports":[49],"stepwise":[50],"exploration":[51],"refinement":[53],"of":[54,64,85,100],"dynamic":[55],"memory":[56,58],"management,":[57],"architecture":[59],"exploration,":[60],"gradual":[62],"incorporation":[63],"timing":[65],"constraints":[66],"before":[67],"going":[68],"traditional":[70],"tools":[71],"hardware":[73],"synthesis,":[74],"software":[75],"compilation,":[76],"inter-processor":[78],"communication":[79],"synthesis.":[80],"With":[81],"this":[82],"approach,":[83],"specifications":[84],"can":[88],"be":[89],"written":[90],"in":[91,107,114],"high-level":[93],"programming":[94],"language":[95],"abstraction.":[98],"Application":[99],"on":[102],"telecom":[103],"protocol":[104],"processing":[105],"ATM":[109],"area":[110,115],"shows":[111],"significant":[112],"improvements":[113],"usage":[116],"power":[118],"consumption.":[119]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2022-05-12T00:00:00"}