{"id":"https://openalex.org/W4235380914","doi":"https://doi.org/10.1201/9781315215709-3","title":"Integration of Graphics Processing Cores with Microprocessors","display_name":"Integration of Graphics Processing Cores with Microprocessors","publication_year":2018,"publication_date":"2018-07-27","ids":{"openalex":"https://openalex.org/W4235380914","doi":"https://doi.org/10.1201/9781315215709-3"},"language":"en","primary_location":{"id":"doi:10.1201/9781315215709-3","doi":"https://doi.org/10.1201/9781315215709-3","is_oa":false,"landing_page_url":"https://doi.org/10.1201/9781315215709-3","pdf_url":null,"source":{"id":"https://openalex.org/S4306463075","display_name":"CRC Press eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320584","host_organization_name":"CRC Press","host_organization_lineage":["https://openalex.org/P4310320584","https://openalex.org/P4310320547"],"host_organization_lineage_names":["CRC Press","Taylor & Francis"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design of 3D Integrated Circuits and Systems","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W2884757177","display_name":"Design of 3D Integrated Circuits and Systems"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078158808","display_name":"Deepak Sekar","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deepak C. Sekar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5100048725","display_name":"Ballapuram Chinnakrishnan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ballapuram Chinnakrishnan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40904807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.014999999664723873,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"memory bandwidth","score":0.6669999957084656},{"id":"https://openalex.org/keywords/interconnect-design","display_name":"interconnect design","score":0.6610000133514404},{"id":"https://openalex.org/keywords/heterogeneous-integration","display_name":"heterogeneous integration","score":0.5009999871253967},{"id":"https://openalex.org/keywords/memory-models","display_name":"memory models","score":0.5989999771118164},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.3529999852180481}],"concepts":[{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.714902937412262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369403600692749},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.4873109757900238},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3467862606048584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1201/9781315215709-3","doi":"https://doi.org/10.1201/9781315215709-3","is_oa":false,"landing_page_url":"https://doi.org/10.1201/9781315215709-3","pdf_url":null,"source":{"id":"https://openalex.org/S4306463075","display_name":"CRC Press eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320584","host_organization_name":"CRC Press","host_organization_lineage":["https://openalex.org/P4310320584","https://openalex.org/P4310320547"],"host_organization_lineage_names":["CRC Press","Taylor & Francis"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design of 3D Integrated Circuits and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2226715451","https://openalex.org/W2359387672","https://openalex.org/W1991151670","https://openalex.org/W2115711516","https://openalex.org/W2519935349","https://openalex.org/W7095404948","https://openalex.org/W3141954553","https://openalex.org/W7000810344","https://openalex.org/W3105654776","https://openalex.org/W1976657775"],"abstract_inverted_index":{"This":[0],"chapter":[1],"provides":[2],"insight":[3],"into":[4],"the":[5,22,50,71],"implementation,":[6],"benefits":[7],"and":[8,12,19,32,44,68,104,120,139,145,149],"problems,":[9],"current":[10],"solutions,":[11],"future":[13],"challenges":[14,124],"of":[15,66,85,114],"systems":[16],"having":[17],"CPUs":[18,117],"GPUs":[20,115],"on":[21,49,70],"same":[23,51,72],"chip.":[24],"It":[25],"describes":[26],"two":[27],"modern":[28],"processors,":[29],"AMD":[30],"Llano":[31],"Intel":[33],"Ivy":[34],"Bridge,":[35],"which":[36],"have":[37,109],"both":[38],"integrated":[39],"central":[40],"processing":[41,46,61],"units":[42,47,62],"(CPUs)":[43],"graphics":[45,107],"(GPUs)":[48],"die.":[52],"These":[53],"chips":[54],"are":[55],"often":[56],"referred":[57],"to":[58],"as":[59,89],"accelerated":[60],"(APUs).":[63],"The":[64],"integration":[65,84,113],"CPU":[67],"GPU":[69],"die":[73],"will":[74],"help":[75],"ease":[76],"memory":[77,96,100,140],"bandwidth":[78],"constraints.":[79,151],"With":[80],"Moore's":[81],"law,":[82],"on-die":[83],"many":[86,123],"components":[87],"such":[88],"peripheral":[90],"control":[91],"hubs,":[92],"dynamic":[93,97],"random":[94,98],"access":[95,99],"(DRAM)":[101],"controllers,":[102],"modems,":[103],"more":[105],"importantly,":[106],"processors":[108],"become":[110],"possible.":[111],"Single-chip":[112],"with":[116],"has":[118],"emerged":[119],"also":[121],"brought":[122],"that":[125],"arise":[126],"from":[127,132],"integrating":[128],"disparate":[129],"devices/architectures,":[130],"starting":[131],"overall":[133],"system":[134],"architecture,":[135],"software":[136],"tools,":[137],"programming":[138],"models,":[141],"interconnect":[142],"design,":[143],"power":[144],"performance,":[146],"transistor":[147],"requirements,":[148],"process-related":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2022-05-12T00:00:00"}