{"id":"https://openalex.org/W4225985484","doi":"https://doi.org/10.1080/00207217.2022.2059819","title":"A novel design of full adder cell for VLSI applications","display_name":"A novel design of full adder cell for VLSI applications","publication_year":2022,"publication_date":"2022-04-05","ids":{"openalex":"https://openalex.org/W4225985484","doi":"https://doi.org/10.1080/00207217.2022.2059819"},"language":"en","primary_location":{"id":"doi:10.1080/00207217.2022.2059819","doi":"https://doi.org/10.1080/00207217.2022.2059819","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207217.2022.2059819","pdf_url":null,"source":{"id":"https://openalex.org/S36304393","display_name":"International Journal of Electronics","issn_l":"0020-7217","issn":["0020-7217","1362-3060"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065309211","display_name":"Onteru Anjaneyulu","orcid":"https://orcid.org/0000-0001-5577-1177","observed_orcids":["https://orcid.org/0000-0001-5577-1177"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Onteru Anjaneyulu","raw_affiliation_strings":["Department of Electronics and Instrumentation Engineering, Kits Warangal, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Instrumentation Engineering, Kits Warangal, Telangana, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109273367","display_name":"C. V. Krishna Reddy","orcid":"https://orcid.org/0000-0001-7091-5482","observed_orcids":["https://orcid.org/0000-0001-7091-5482"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. V. Krishna Reddy","raw_affiliation_strings":["Department, Electronics and Communication Engineering, Nnresgi, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department, Electronics and Communication Engineering, Nnresgi, Hyderabad, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5065309211"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5421,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.54688152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"110","issue":"4","first_page":"670","last_page":"685"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.8820000290870667},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.5910000205039978},{"id":"https://openalex.org/keywords/gate-diffusion-input","display_name":"gate diffusion input","score":0.7860000133514404},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"pass transistor logic","score":0.9990000128746033},{"id":"https://openalex.org/keywords/power-delay-product","display_name":"power-delay product","score":0.7009999752044678},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.8399999737739563},{"id":"https://openalex.org/keywords/cmos-logic-cells","display_name":"CMOS logic cells","score":0.49300000071525574},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.8299999833106995},{"id":"https://openalex.org/keywords/digital-integrated-circuits","display_name":"digital integrated circuits","score":0.4880000054836273}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9745957851409912},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.8402198553085327},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7027876973152161},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6006532907485962},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5350490808486938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5164163708686829},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5126744508743286},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5070521831512451},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44155097007751465},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4342302680015564},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42868974804878235},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4205652177333832},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.310905396938324},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1484662890434265},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/00207217.2022.2059819","doi":"https://doi.org/10.1080/00207217.2022.2059819","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207217.2022.2059819","pdf_url":null,"source":{"id":"https://openalex.org/S36304393","display_name":"International Journal of Electronics","issn_l":"0020-7217","issn":["0020-7217","1362-3060"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.7207000255584717}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1994627436","https://openalex.org/W2000462061","https://openalex.org/W2006097283","https://openalex.org/W2013398713","https://openalex.org/W2046103068","https://openalex.org/W2070064855","https://openalex.org/W2071491936","https://openalex.org/W2093897975","https://openalex.org/W2098769011","https://openalex.org/W2101722483","https://openalex.org/W2136157389","https://openalex.org/W2138968074","https://openalex.org/W2141849037","https://openalex.org/W2157555699","https://openalex.org/W2803057706","https://openalex.org/W2887175309","https://openalex.org/W2913719236","https://openalex.org/W2972696482","https://openalex.org/W3103339143","https://openalex.org/W4226197229"],"related_works":["https://openalex.org/W2786836194","https://openalex.org/W2131107384","https://openalex.org/W2883550670","https://openalex.org/W2808450564","https://openalex.org/W1863387014","https://openalex.org/W204486211","https://openalex.org/W2899979858","https://openalex.org/W2559788449","https://openalex.org/W2142054190","https://openalex.org/W2127208523"],"abstract_inverted_index":{"The":[0,53,81,93,128],"state-of-the-art":[1],"digital":[2],"integrated":[3],"circuits":[4],"(ICs)":[5],"are":[6,64],"becoming":[7],"increasingly":[8],"complex":[9],"due":[10],"to":[11],"the":[12,25,69,112,137,144,161,166,182,192],"increasing":[13],"functionality":[14],"along":[15],"with":[16,74],"high-performance":[17],"and":[18,32,47,60,66,88,111,153],"ultra-low":[19],"power":[20,31,56,95],"dissipation":[21,96],"requirement.":[22],"To":[23],"meet":[24],"aforementioned":[26],"requirement,":[27],"a":[28,115,122,176],"new":[29],"low":[30,148,164],"high":[33],"performance":[34,187],"1-bit":[35],"full":[36,71,79,198],"adder":[37,72,99,130,146,184,199],"cell":[38,73],"is":[39,83,100,104,155,163,170],"implemented":[40],"based":[41],"on":[42],"gate":[43],"diffusion":[44],"input":[45],"(GDI)":[46],"pass":[48],"transistor":[49],"logic":[50],"(PTL)":[51],"techniques.":[52],"delay,":[54],"power,":[55],"delay":[57,162],"product":[58,62],"(PDP)":[59],"energy-delay":[61],"(EDP)":[63],"extracted":[65],"compared":[67,84],"for":[68],"proposed":[70,98,129,145,183],"other":[75,138,193],"seven":[76],"widely":[77],"used":[78],"adders.":[80,139],"area":[82],"at":[85,121,157,165],"0.18":[86],"\u00b5m":[87,90],"0.090":[89],"CMOS":[91],"technology.":[92],"average":[94],"of":[97,108,118,125,179,189],"1.063":[101],"\u00b5W,":[102],"C-CMOS":[103],"next":[105],"higher":[106],"value":[107,117,150],"1.377":[109],"\u00b5W":[110,120],"NMNFA":[113],"exhibits":[114,185],"highest":[116],"3.217":[119],"supply":[123,142,177],"voltage":[124,178],"1.2":[126,180],"V.":[127],"reveals":[131],"lower":[132],"PDP":[133],"(0.265":[134],"fJ)":[135],"than":[136],"At":[140,175],"all":[141],"voltages,":[143],"delivers":[147],"EDP":[149,188],"(0.070":[151],"fJ*nS)":[152],"it":[154],"minimum":[156],"1.8":[158],"V":[159],"because":[160],"same":[167],"point":[168],"which":[169],"dominating":[171],"parameter":[172],"in":[173,200],"EDP.":[174],"V,":[181],"improved":[186],"69.07%":[190],"over":[191],"best":[194],"reported":[195],"minority-function":[196],"bridge-style":[197],"this":[201],"paper.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2022-05-05T00:00:00"}