{"id":"https://openalex.org/W4224253559","doi":"https://doi.org/10.35940/ijeat.d3477.0411422","title":"Design SSTL based Arithmetic Logic Unit for Internet of Things Based Processor","display_name":"Design SSTL based Arithmetic Logic Unit for Internet of Things Based Processor","publication_year":2022,"publication_date":"2022-04-23","ids":{"openalex":"https://openalex.org/W4224253559","doi":"https://doi.org/10.35940/ijeat.d3477.0411422"},"language":"en","primary_location":{"id":"doi:10.35940/ijeat.d3477.0411422","doi":"https://doi.org/10.35940/ijeat.d3477.0411422","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.d3477.0411422","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.35940/ijeat.d3477.0411422","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013467552","display_name":"Mr. Chandrashekhar Patel","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2801450391","display_name":"Dev Sanskriti Vishwavidyalaya","ror":"https://ror.org/0428dfn13","country_code":"IN","type":"education","lineage":["https://openalex.org/I2801450391"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mr. Chandrashekhar Patel","raw_affiliation_strings":["(School of Technology, Management & Communication), Dev Sanskriti Vishwavidyalaya, Haridwar (Uttarakhand), India","Research Scholar, Dev Sanskriti Vishwavidyalaya, Haridwar (Uttarakhand), India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"(School of Technology, Management & Communication), Dev Sanskriti Vishwavidyalaya, Haridwar (Uttarakhand), India","institution_ids":["https://openalex.org/I2801450391"]},{"raw_affiliation_string":"Research Scholar, Dev Sanskriti Vishwavidyalaya, Haridwar (Uttarakhand), India","institution_ids":["https://openalex.org/I2801450391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021134277","display_name":"Abhay Saxena","orcid":"https://orcid.org/0000-0001-7685-7607","observed_orcids":["https://orcid.org/0000-0001-7685-7607"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prof. Abhay Saxena","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1361,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.27783859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"11","issue":"4","first_page":"142","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0032999999821186066,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.9589999914169312},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.847000002861023},{"id":"https://openalex.org/keywords/power-consumption","display_name":"power consumption","score":0.593999981880188},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7699999809265137},{"id":"https://openalex.org/keywords/green-computing","display_name":"green computing","score":0.7540000081062317},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.49799999594688416}],"concepts":[{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.7175228595733643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7146515846252441},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6552138328552246},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6534010171890259},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6298797726631165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.492274671792984},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4630013108253479},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4294852316379547},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42178091406822205},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36003342270851135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3097061216831207},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0781048834323883},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.35940/ijeat.d3477.0411422","doi":"https://doi.org/10.35940/ijeat.d3477.0411422","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.d3477.0411422","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:8046689","doi":null,"is_oa":true,"landing_page_url":"https://zenodo.org/record/8046689","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Engineering and Advanced Technology (IJEAT) 12(4) 142-145","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.35940/ijeat.d3477.0411422","doi":"https://doi.org/10.35940/ijeat.d3477.0411422","is_oa":true,"landing_page_url":"https://doi.org/10.35940/ijeat.d3477.0411422","pdf_url":null,"source":{"id":"https://openalex.org/S4210210796","display_name":"International Journal of Engineering and Advanced Technology","issn_l":"2249-8958","issn":["2249-8958"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["poland-20"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Engineering and Advanced Technology","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1579110463","https://openalex.org/W1815863114","https://openalex.org/W1981274891","https://openalex.org/W2105828059","https://openalex.org/W2107598002","https://openalex.org/W2162529266","https://openalex.org/W2560934260","https://openalex.org/W2575431639","https://openalex.org/W2591920538","https://openalex.org/W2595911386","https://openalex.org/W2734858103","https://openalex.org/W4249834650"],"related_works":["https://openalex.org/W2032616134","https://openalex.org/W2899632376","https://openalex.org/W3094978859","https://openalex.org/W1996034966","https://openalex.org/W2399235254","https://openalex.org/W2058684949","https://openalex.org/W2533571729","https://openalex.org/W2476886515","https://openalex.org/W2734858103","https://openalex.org/W7217778075"],"abstract_inverted_index":{"Now":[0],"days":[1],"in":[2,106],"area":[3],"of":[4,58,98],"computer":[5],"science":[6],"Green":[7],"computing":[8],"is":[9,25,35],"creating":[10],"revolution":[11],"by":[12,48],"bringing":[13],"some":[14],"new":[15],"digital":[16],"component":[17],"with":[18,39,89],"less":[19],"power":[20,51,56,72],"consumption.":[21,52],"Our":[22],"research":[23],"work":[24],"created":[26],"on":[27],"this":[28,31,99],"idea.":[29],"In":[30,82],"paper":[32],"our":[33],"objective":[34],"to":[36,104],"come":[37],"up":[38],"High":[40],"Performance":[41],"ALU":[42,61],"design":[43,100,105],"for":[44],"IOT":[45,108],"based":[46,60,109],"processor":[47,110],"reducing":[49],"the":[50,86,96],"For":[53],"calculating":[54],"total":[55],"consumption":[57],"FPGA":[59],"we":[62,84],"used":[63],"five":[64],"different":[65,75],"voltage":[66],"(0.95,1.0,1.05,1.10,1.15,1.20)":[67],"and":[68],"calculated":[69],"IOs,":[70],"Leakage":[71],"at":[73],"four":[74],"IOs":[76],"standard":[77],"(SSTL18_II,":[78],"SSTL15,":[79],"SSTL135,":[80],"SSTL15_R).":[81],"experiment":[83],"found":[85],"best":[87],"result":[88],"SSTL15_R":[90],"IO":[91],"standard.":[92],"We":[93],"think":[94],"that":[95],"application":[97],"will":[101],"definitely":[102],"help":[103],"futuristic":[107],"development.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-09-21T07:43:02.447757","created_date":"2022-04-26T00:00:00"}