{"id":"https://openalex.org/W4214856421","doi":"https://doi.org/10.1109/icpeca53709.2022.9719205","title":"Buffer Reduction for Congestion Control during Timing Optimization","display_name":"Buffer Reduction for Congestion Control during Timing Optimization","publication_year":2022,"publication_date":"2022-01-21","ids":{"openalex":"https://openalex.org/W4214856421","doi":"https://doi.org/10.1109/icpeca53709.2022.9719205"},"language":"en","primary_location":{"id":"doi:10.1109/icpeca53709.2022.9719205","doi":"https://doi.org/10.1109/icpeca53709.2022.9719205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpeca53709.2022.9719205","pdf_url":null,"source":{"id":"https://openalex.org/S4363607903","display_name":"IEEE International Conference on Power, Electronics and Computer Applications (ICPECA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 2nd International Conference on Power, Electronics and Computer Applications (ICPECA)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100662721","display_name":"Yitong Song","orcid":"https://orcid.org/0000-0003-4829-5808","observed_orcids":["https://orcid.org/0000-0003-4829-5808"]},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yitong Song","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114888809","display_name":"Li Peng","orcid":"https://orcid.org/0009-0004-9736-5264","observed_orcids":["https://orcid.org/0009-0004-9736-5264"]},"institutions":[{"id":"https://openalex.org/I74872605","display_name":"China Southern Power Grid (China)","ror":"https://ror.org/03hkh9419","country_code":"CN","type":"company","lineage":["https://openalex.org/I74872605"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Digital Grid Research Institute CSG, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Grid Research Institute CSG, Guangzhou, China","institution_ids":["https://openalex.org/I74872605"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031785945","display_name":"Zhili Liu","orcid":"https://orcid.org/0000-0002-5983-630X","observed_orcids":["https://orcid.org/0000-0002-5983-630X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhili Liu","raw_affiliation_strings":["Hangzhou Sec-chip Technology Co., Ltd., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hangzhou Sec-chip Technology Co., Ltd., Hangzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069693874","display_name":"Wei Xi","orcid":"https://orcid.org/0009-0004-3744-6900","observed_orcids":["https://orcid.org/0009-0004-3744-6900"]},"institutions":[{"id":"https://openalex.org/I74872605","display_name":"China Southern Power Grid (China)","ror":"https://ror.org/03hkh9419","country_code":"CN","type":"company","lineage":["https://openalex.org/I74872605"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Xi","raw_affiliation_strings":["Digital Grid Research Institute CSG, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Grid Research Institute CSG, Guangzhou, China","institution_ids":["https://openalex.org/I74872605"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100299944","display_name":"Hao Yao","orcid":"https://orcid.org/0009-0004-1979-9278","observed_orcids":["https://orcid.org/0009-0004-1979-9278"]},"institutions":[{"id":"https://openalex.org/I74872605","display_name":"China Southern Power Grid (China)","ror":"https://ror.org/03hkh9419","country_code":"CN","type":"company","lineage":["https://openalex.org/I74872605"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Yao","raw_affiliation_strings":["Digital Grid Research Institute CSG, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Grid Research Institute CSG, Guangzhou, China","institution_ids":["https://openalex.org/I74872605"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100705790","display_name":"Dandan Zheng","orcid":"https://orcid.org/0000-0001-6674-2750","observed_orcids":["https://orcid.org/0000-0001-6674-2750"]},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dandan Zheng","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":null,"display_name":"Kai Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1768,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7033834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.02710000053048134,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-optimization","display_name":"timing optimization","score":0.6359999775886536},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.722000002861023},{"id":"https://openalex.org/keywords/power-performance-area-tradeoff","display_name":"power-performance-area tradeoff","score":0.7950000166893005},{"id":"https://openalex.org/keywords/routing-congestion","display_name":"routing congestion","score":0.7269999980926514},{"id":"https://openalex.org/keywords/short-circuit","display_name":"short circuit","score":0.6110000014305115},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"greedy algorithm","score":0.8450000286102295}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7494906187057495},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.706685483455658},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6908054351806641},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5929831266403198},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5271622538566589},{"id":"https://openalex.org/C195563490","wikidata":"https://www.wikidata.org/wiki/Q180368","display_name":"Network congestion","level":3,"score":0.47034624218940735},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.46128860116004944},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45632389187812805},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44889572262763977},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.4359111487865448},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4324219226837158},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3776034116744995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25886356830596924},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24854397773742676},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1175016462802887},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11564868688583374},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.07795009016990662},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpeca53709.2022.9719205","doi":"https://doi.org/10.1109/icpeca53709.2022.9719205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpeca53709.2022.9719205","pdf_url":null,"source":{"id":"https://openalex.org/S4363607903","display_name":"IEEE International Conference on Power, Electronics and Computer Applications (ICPECA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 2nd International Conference on Power, Electronics and Computer Applications (ICPECA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1550550617","https://openalex.org/W1982469801","https://openalex.org/W2143716047","https://openalex.org/W2160252016","https://openalex.org/W2166595216","https://openalex.org/W2542252402","https://openalex.org/W2742742849","https://openalex.org/W3005245106","https://openalex.org/W3010321345"],"related_works":["https://openalex.org/W2150430168","https://openalex.org/W4240274300","https://openalex.org/W2533654769","https://openalex.org/W2054623975","https://openalex.org/W2129571000","https://openalex.org/W4254450116","https://openalex.org/W2118208681","https://openalex.org/W2252370317","https://openalex.org/W1992431113","https://openalex.org/W2011810085"],"abstract_inverted_index":{"In":[0,32],"very-large-scale-integrated":[1],"(VLSI)":[2],"circuit":[3],"design,":[4,22],"Performance,":[5],"Power":[6],"and":[7,45,71,101,107],"Area":[8],"(PPA)":[9],"are":[10,69],"three":[11,27],"very":[12],"important":[13],"indicators.":[14],"Especially":[15],"in":[16,55],"the":[17,42,46,59,64,74,86],"process":[18],"of":[19,63],"power-related":[20],"chip":[21],"possible":[23],"trade-offs":[24],"between":[25],"these":[26],"indicators":[28],"must":[29],"be":[30],"considered.":[31],"this":[33,84],"work,":[34],"we":[35],"have":[36],"developed":[37],"two":[38],"algorithms,":[39],"respectively":[40],"applying":[41],"greedy":[43],"algorithm":[44,50],"tree":[47],"dynamic":[48],"programming":[49],"for":[51,97],"redundant":[52],"buffer":[53],"reduction,":[54],"order":[56],"to":[57],"solve":[58],"local":[60,87,103],"congestion":[61,106],"problem":[62],"chip.":[65],"Redundant":[66],"hold":[67],"buffers":[68],"found":[70],"deleted":[72],"during":[73],"timing":[75,80,99],"optimization":[76],"iteration,":[77],"without":[78],"making":[79],"results":[81],"worse.":[82],"Through":[83],"method,":[85],"cell":[88],"area":[89],"is":[90],"reduced":[91],"by":[92],"9.1%.":[93],"It":[94],"leaves":[95],"room":[96],"other":[98],"optimization,":[100],"reduces":[102],"utilization,":[104],"routing":[105],"short":[108],"circuits.":[109]},"counts_by_year":[{"year":2024,"cited_by_count":3}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2022-03-05T00:00:00"}