{"id":"https://openalex.org/W4205608751","doi":"https://doi.org/10.1109/dac.2001.935594","title":"Route packets, not wires: on-chip interconnection networks","display_name":"Route packets, not wires: on-chip interconnection networks","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W4205608751","doi":"https://doi.org/10.1109/dac.2001.935594"},"language":"en","primary_location":{"id":"doi:10.1109/dac.2001.935594","doi":"https://doi.org/10.1109/dac.2001.935594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac.2001.935594","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007028607","display_name":"W.J. Dally","orcid":"https://orcid.org/0000-0003-4632-2876","observed_orcids":["https://orcid.org/0000-0003-4632-2876"]},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Dally","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010571977","display_name":"Brian Towles","orcid":"https://orcid.org/0009-0000-9409-7285","observed_orcids":["https://orcid.org/0009-0000-9409-7285"]},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Towles","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":9.253,"has_fulltext":false,"cited_by_count":503,"citation_normalized_percentile":{"value":0.98406627,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"684","last_page":"689"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.9950000047683716},{"id":"https://openalex.org/keywords/packet-switching","display_name":"packet switching","score":0.7450000047683716},{"id":"https://openalex.org/keywords/inter-module-communication","display_name":"inter-module communication","score":0.5609999895095825},{"id":"https://openalex.org/keywords/latency-reduction","display_name":"latency reduction","score":0.4830000102519989},{"id":"https://openalex.org/keywords/bandwidth","display_name":"bandwidth","score":0.6069999933242798},{"id":"https://openalex.org/keywords/area-overhead","display_name":"area overhead","score":0.7200000286102295},{"id":"https://openalex.org/keywords/network-architecture","display_name":"network architecture","score":0.48500001430511475}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8107004165649414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7485566139221191},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6341418027877808},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5903971195220947},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5893286466598511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5531811714172363},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5287784337997437},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5169488787651062},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4952961504459381},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44930440187454224},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4485515356063843},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.44243934750556946},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41646426916122437},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15542179346084595},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dac.2001.935594","doi":"https://doi.org/10.1109/dac.2001.935594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac.2001.935594","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.22.1909","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.22.1909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://cva.stanford.edu/pub/publications/onchip_dac01.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.377.5535","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.377.5535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2001/dac01/pdffiles/41_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7207000255584717,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2123184444","https://openalex.org/W2171247139","https://openalex.org/W2514528887","https://openalex.org/W1511015724","https://openalex.org/W2102746477","https://openalex.org/W2151582312","https://openalex.org/W2460231784","https://openalex.org/W7027250818","https://openalex.org/W1541179005","https://openalex.org/W2149193475"],"abstract_inverted_index":{"Using":[0],"on-chip":[1,73,86],"interconnection":[2],"networks":[3],"in":[4,96],"place":[5],"of":[6,57,85,101],"ad-hoc":[7],"global":[8],"wiring":[9,44],"structures":[10],"the":[11,39,55,83,97],"top":[12],"level":[13],"wires":[14],"on":[15],"a":[16,89],"chip":[17],"and":[18,53,63,92,99],"facilitates":[19],"modular":[20],"design.":[21],"With":[22],"this":[23],"approach,":[24],"system":[25],"modules":[26],"(processors,":[27],"memories,":[28],"peripherals,":[29],"etc...)":[30],"communicate":[31],"by":[32],"sending":[33],"packets":[34],"to":[35,60,70],"one":[36],"another":[37],"over":[38],"network.":[40],"The":[41,66],"structured":[42],"network":[43,74],"gives":[45],"well-controlled":[46],"electrical":[47],"parameters":[48],"that":[49],"eliminate":[50],"timing":[51],"iterations":[52],"enable":[54],"use":[56],"high-performance":[58],"circuits":[59],"reduce":[61],"latency":[62],"increase":[64],"bandwidth.":[65],"area":[67],"overhead":[68],"required":[69],"implement":[71],"an":[72],"is":[75],"modest,":[76],"we":[77],"estimate":[78],"6.6%.":[79],"This":[80],"paper":[81],"introduces":[82],"concept":[84],"networks,":[87],"sketches":[88],"simple":[90],"network,":[91],"discusses":[93],"some":[94],"challenges":[95],"architecture":[98],"design":[100],"these":[102],"networks.":[103]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":20},{"year":2022,"cited_by_count":25},{"year":2021,"cited_by_count":22},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":27},{"year":2017,"cited_by_count":29},{"year":2016,"cited_by_count":28},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":25},{"year":2013,"cited_by_count":22},{"year":2012,"cited_by_count":37}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2022-01-25T00:00:00"}