{"id":"https://openalex.org/W412595158","doi":null,"title":"Dependence of Set, Reset and Breakdown Voltages of a MIM Resistive Memory Device on the Input Voltage Waveform","display_name":"Dependence of Set, Reset and Breakdown Voltages of a MIM Resistive Memory Device on the Input Voltage Waveform","publication_year":2015,"publication_date":"2015-05-27","ids":{"openalex":"https://openalex.org/W412595158","mag":"412595158"},"language":"en","primary_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/52704","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/52704","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/9bc5813b-8da9-4e9e-9d1b-4d290ec79972/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vtechworks.lib.vt.edu/bitstreams/9bc5813b-8da9-4e9e-9d1b-4d290ec79972/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063018836","display_name":"Gargi Ghosh","orcid":"https://orcid.org/0000-0002-4490-7291","observed_orcids":["https://orcid.org/0000-0002-4490-7291"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Gargi Ghosh","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-4490-7291","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5063018836"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11315","display_name":"Phase-change materials and chalcogenides","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/conductive-bridge-ram","display_name":"conductive bridge RAM","score":0.9399999976158142},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"resistive random access memory","score":0.8140000104904175},{"id":"https://openalex.org/keywords/memristors","display_name":"memristors","score":0.8690000176429749},{"id":"https://openalex.org/keywords/resistive-switching","display_name":"resistive switching","score":0.6740000247955322},{"id":"https://openalex.org/keywords/set-voltage","display_name":"set voltage","score":0.5899999737739563},{"id":"https://openalex.org/keywords/reset-voltage","display_name":"reset voltage","score":1.0},{"id":"https://openalex.org/keywords/breakdown-voltage","display_name":"breakdown voltage","score":0.9900000095367432},{"id":"https://openalex.org/keywords/memristor-circuits","display_name":"memristive circuits","score":0.4779999852180481},{"id":"https://openalex.org/keywords/neuromorphic-computing","display_name":"neuromorphic computing","score":0.652999997138977},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"non-volatile memory","score":0.5910000205039978},{"id":"https://openalex.org/keywords/on-chip-memory","display_name":"on-chip memory","score":0.7239999771118164},{"id":"https://openalex.org/keywords/resistive-switching-devices","display_name":"resistive switching devices","score":0.3919999897480011}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.9446942806243896},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.8431398868560791},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.7075499296188354},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5903871655464172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5476180911064148},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5385054349899292},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5264376401901245},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3560085892677307},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33275726437568665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3272814452648163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3207274079322815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22020438313484192},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/52704","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/52704","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/9bc5813b-8da9-4e9e-9d1b-4d290ec79972/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},{"id":"mag:412595158","doi":null,"is_oa":false,"landing_page_url":"https://vtechworks.lib.vt.edu/bitstream/10919/52704/1/Ghosh_G_T_2015.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/52704","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/52704","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/9bc5813b-8da9-4e9e-9d1b-4d290ec79972/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W412595158.pdf","grobid_xml":"https://content.openalex.org/works/W412595158.grobid-xml"},"referenced_works_count":50,"referenced_works":["https://openalex.org/W1606722225","https://openalex.org/W1967628726","https://openalex.org/W1970255269","https://openalex.org/W1972679838","https://openalex.org/W1986812532","https://openalex.org/W1987760418","https://openalex.org/W1988467532","https://openalex.org/W1991056845","https://openalex.org/W1994319933","https://openalex.org/W1995363833","https://openalex.org/W1998035411","https://openalex.org/W2009604146","https://openalex.org/W2018774711","https://openalex.org/W2022829874","https://openalex.org/W2025674646","https://openalex.org/W2027637435","https://openalex.org/W2028341480","https://openalex.org/W2030834420","https://openalex.org/W2031337735","https://openalex.org/W2036899386","https://openalex.org/W2037188961","https://openalex.org/W2040579068","https://openalex.org/W2040846439","https://openalex.org/W2047874715","https://openalex.org/W2063681602","https://openalex.org/W2064756415","https://openalex.org/W2066642107","https://openalex.org/W2078468967","https://openalex.org/W2089629175","https://openalex.org/W2091201490","https://openalex.org/W2091434737","https://openalex.org/W2099481418","https://openalex.org/W2112181056","https://openalex.org/W2113366259","https://openalex.org/W2118968555","https://openalex.org/W2120660788","https://openalex.org/W2121378649","https://openalex.org/W2139176563","https://openalex.org/W2139808641","https://openalex.org/W2162722529","https://openalex.org/W2165930573","https://openalex.org/W2171496030","https://openalex.org/W2171867814","https://openalex.org/W2312621025","https://openalex.org/W2317809313","https://openalex.org/W2323986115","https://openalex.org/W2526202524","https://openalex.org/W2542214695","https://openalex.org/W2543446546","https://openalex.org/W2743050775"],"related_works":["https://openalex.org/W7037611630","https://openalex.org/W1588382673","https://openalex.org/W1968537616","https://openalex.org/W2173759336","https://openalex.org/W4237261637","https://openalex.org/W7008689429","https://openalex.org/W7039662436","https://openalex.org/W2542214695","https://openalex.org/W6998994022","https://openalex.org/W2336057464"],"abstract_inverted_index":{"Owing":[0],"to":[1,29,116,230,263,296,379,460,477],"its":[2,49,252,405],"excellent":[3,402],"scaling":[4,50,87,326],"potential,":[5,88],"low":[6,456],"power":[7,90],"consumption,":[8,91],"high":[9,381],"switching":[10,233,303,390,451],"speed,":[11],"and":[12,15,72,92,113,135,138,162,236,292,372,427,449,464],"good":[13,201],"retention,":[14],"endurance":[16],"properties,":[17],"Resistive":[18],"Random":[19],"Access":[20],"Memory":[21,33],"(RRAM)":[22],"is":[23,44,187,198,218,321,357,399],"one":[24,386],"of":[25,48,84,102,142,151,158,173,203,234,275,285,300,341,363,375,434,453,466,473,483],"the":[26,37,46,59,74,82,103,159,168,171,228,247,270,273,276,286,298,301,318,329,331,334,338,342,345,351,354,359,364,376,413,417,422,432,447,462,481],"prime":[27],"candidates":[28],"supplant":[30],"current":[31,253],"Nonvolatile":[32],"(NVM)":[34],"based":[35,109],"on":[36,99,110,153],"floating":[38],"gate":[39],"(FG)":[40],"MOSFET":[41],"transistor,":[42],"which":[43,65,80],"at":[45],"end":[47],"capability.":[51],"The":[52,305],"RRAM":[53,475],"technology":[54],"comprises":[55],"two":[56,126],"subcategories:":[57],"1)":[58],"resistive":[60,287,302,389,450],"phase":[61],"change":[62],"memory":[63,195,391,411,428,476],"(PCM),":[64],"has":[66,311],"been":[67,290],"very":[68,380],"recently":[69],"deployed":[70,455],"commercially,":[71],"2)":[73],"filamentary":[75,118],"conductive":[76,119],"bridge":[77],"RAM":[78],"(CBRAM)":[79],"holds":[81,227],"promise":[83,229],"even":[85],"better":[86],"less":[89],"faster":[93],"access":[94],"times.":[95],"This":[96],"thesis":[97,178,445],"focuses":[98],"several":[100],"aspects":[101,157,172],"CBRAM":[104,106,160,174,185],"technology.":[105,256],"devices":[107],"are":[108,163,179,242],"nanoionics":[111],"transport":[112],"chemo-physical":[114],"reactions":[115],"create":[117],"paths":[120,424],"across":[121],"a":[122,148,194,200,204,216,219,222,395,435,471,484],"dielectric":[123],"sandwiched":[124],"between":[125,425],"metal":[127,366,377],"electrodes.":[128],"These":[129],"nano-size":[130],"filaments":[131],"can":[132,260],"be":[133,478],"formed":[134],"ruptured":[136],"reliably":[137],"repeatedly":[139],"by":[140,212],"application":[141],"appropriate":[143],"voltages.":[144],"Although,":[145],"there":[146],"exists":[147],"large":[149],"body":[150],"literature":[152],"this":[154,177,280,309,384,444],"topic,":[155],"many":[156,282],"mechanisms":[161,463],"still":[164],"poorly":[165],"understood.":[166],"In":[167,272,328,383,431],"next":[169],"paragraph,":[170],"studied":[175],"in":[176,182,238,269,279,294,308,416,480],"spelled":[180],"out":[181],"more":[183,244,265],"detail.":[184],"cell":[186,196],"not":[188,393],"only":[189],"an":[190,225,313,401,408,474],"attractive":[191],"candidate":[192,403],"for":[193,333,353,404,470],"but":[197],"also":[199,312],"implementation":[202,406],"new":[205],"circuit":[206],"element,":[207],"called":[208],"memristor,":[209,217],"as":[210,407],"postulated":[211],"Leon":[213],"Chua.":[214],"Basically,":[215],"resistor":[220],"with":[221,251,323,441],"memory.":[223],"Such":[224],"element":[226],"mimic":[231],"neurological":[232],"neuron":[235],"synapses":[237],"human":[239],"brain":[240],"that":[241,350,388],"much":[243,264],"efficient":[245],"than":[246],"Neuman":[248],"computer":[249],"architecture":[250],"CMOS":[254,418,485],"logic":[255,414,426],"A":[257],"memristive":[258,283],"circuitry":[259],"possibly":[261],"lead":[262],"powerful":[266],"neural":[267],"computers":[268],"future.":[271],"course":[274],"research":[277,306],"undertaken":[278],"thesis,":[281],"properties":[284,452],"cells":[288],"have":[289],"found":[291],"used":[293],"models":[295],"describe":[297],"behavior":[299],"devices.":[304],"performed":[307],"study":[310],"immediate":[314],"commercial":[315],"application.":[316],"Currently,":[317],"semiconductor":[319],"industry":[320],"faced":[322],"so-called":[324],"latency":[325],"dilemma.":[327],"past,":[330],"bottleneck":[332,352],"signal":[335,355,423],"propagation":[336,356],"was":[337],"time":[339,361],"delay":[340,362],"transistor.":[343],"Today,":[344],"transistors":[346],"became":[347],"so":[348],"fast":[349],"now":[358],"RC":[360],"interconnecting":[365],"lines.":[367],"Scaling":[368],"drives":[369],"both,":[370],"resistance":[371],"parasitic":[373],"capacitance":[374],"lines":[378],"values.":[382],"context,":[385],"observes":[387],"does":[392],"require":[394],"Si":[396],"substrate.":[397],"It":[398],"therefore":[400],"o":[409],"n-chip":[410],"above":[412],"circuits":[415],"back-end,":[419],"thus":[420],"making":[421],"extremely":[429],"short.":[430],"framework":[433],"Semiconductor":[436],"Research":[437],"Corporation":[438],"(SRC)":[439],"project":[440],"Intel":[442],"Corporation,":[443],"investigated":[446],"breakdown":[448],"currently":[454],"k":[457],"interlayer":[458],"dielectrics":[459],"understand":[461],"potential":[465],"different":[467],"material":[468],"choices":[469],"realization":[472],"implemented":[479],"back-end":[482],"process":[486],"flow.":[487]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2016-06-24T00:00:00"}