{"id":"https://openalex.org/W36056090","doi":null,"title":"Modeling and analysis of timing behavior for CMOS circuits","display_name":"Modeling and analysis of timing behavior for CMOS circuits","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W36056090","mag":"36056090"},"language":"en","primary_location":{"id":"pmh:oai:surface.syr.edu:eecs_etd-1017","doi":null,"is_oa":false,"landing_page_url":"http://libezproxy.syr.edu/login?url=http://proquest.umi.com/pqdweb?did=2071080711&sid=1&Fmt=2&clientId=3739&RQT=309&VName=PQD","pdf_url":null,"source":{"id":"https://openalex.org/S4306401700","display_name":"Syracuse University Libraries (Syracuse University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I70983195","host_organization_name":"Syracuse University","host_organization_lineage":["https://openalex.org/I70983195"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical Engineering and Computer Science - Dissertations","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080501189","display_name":"Ting-Wei Chiang","orcid":"https://orcid.org/0000-0001-9985-7298","observed_orcids":["https://orcid.org/0000-0001-9985-7298"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ting-Wei Chiang","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-9985-7298","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5080501189"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00414342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6460000276565552,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6460000276565552,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3449999988079071,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos-circuits","display_name":"CMOS circuits","score":0.7289999723434448},{"id":"https://openalex.org/keywords/timing-behavior","display_name":"timing behavior","score":0.7540000081062317},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"propagation delay","score":0.7400000095367432},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"transmission gate","score":0.878000020980835},{"id":"https://openalex.org/keywords/standard-cell-library","display_name":"standard cell library","score":0.8569999933242798},{"id":"https://openalex.org/keywords/dynamic-gates","display_name":"dynamic gates","score":0.3160000145435333},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.5669999718666077},{"id":"https://openalex.org/keywords/design-closure","display_name":"design closure","score":0.6660000085830688},{"id":"https://openalex.org/keywords/design-for-manufacturing","display_name":"design for manufacturing","score":0.382999986410141}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5581809282302856},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48868468403816223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4841807186603546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29090768098831177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2302335500717163},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20856747031211853}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:surface.syr.edu:eecs_etd-1017","doi":null,"is_oa":false,"landing_page_url":"http://libezproxy.syr.edu/login?url=http://proquest.umi.com/pqdweb?did=2071080711&sid=1&Fmt=2&clientId=3739&RQT=309&VName=PQD","pdf_url":null,"source":{"id":"https://openalex.org/S4306401700","display_name":"Syracuse University Libraries (Syracuse University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I70983195","host_organization_name":"Syracuse University","host_organization_lineage":["https://openalex.org/I70983195"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical Engineering and Computer Science - Dissertations","raw_type":"text"},{"id":"mag:36056090","doi":null,"is_oa":false,"landing_page_url":"https://surface.syr.edu/eecs_etd/14/","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2602706681","https://openalex.org/W1999482513","https://openalex.org/W3044787007","https://openalex.org/W2341299966","https://openalex.org/W3144111934","https://openalex.org/W3158147410","https://openalex.org/W3092513559","https://openalex.org/W3178342913","https://openalex.org/W3135304703","https://openalex.org/W3046337056","https://openalex.org/W3134988889","https://openalex.org/W6795331913"],"related_works":["https://openalex.org/W7099747492","https://openalex.org/W2097265805","https://openalex.org/W2147334865","https://openalex.org/W2152063138","https://openalex.org/W1986914234","https://openalex.org/W2316811452","https://openalex.org/W2154446560","https://openalex.org/W1811041316","https://openalex.org/W1852774793","https://openalex.org/W2157713675"],"abstract_inverted_index":{"Design":[0],"closure":[1],"in":[2,43,50,113,135,193,304,369,401],"today's":[3],"advanced":[4],"chip":[5],"construction":[6],"requires":[7],"a":[8,92,100,117,155,250,341,391,482,536],"delicate":[9],"balance":[10],"among":[11],"various":[12,149],"conflicting":[13],"constraints.":[14],"These":[15],"constraints":[16],"include":[17],"meeting":[18],"the":[19,26,65,96,179,217,247,284,289,373,452,477,490,494,513],"timing,":[20],"power,":[21],"and":[22,38,153,167,206,269,294,311,343,361,394,431,476,544,549],"area":[23],"specification":[24],"of":[25,40,99,116,196,220,249,291,309,334,350,461,480,485,539],"end":[27],"product.":[28],"In":[29,328,424,511],"this":[30,140,329,370,425],"dissertation,":[31,330,426],"we":[32,427],"propose":[33,428],"several":[34],"techniques":[35,124],"for":[36,148,173,181,189,235,262,267,272,277,287,347,407,434,521],"modeling":[37,288,455,516],"analysis":[39],"timing":[41,48,80,97,398,440,530],"behavior":[42],"order":[44],"to":[45,94,125,142,144,301,320,324,488],"achieve":[46],"better":[47],"performance":[49,98],"VLSI":[51,197],"design.":[52,198],"A":[53],"CMOS":[54,101,348],"logic":[55,67,263,292],"gate":[56,102,313,326,374,414,524],"can":[57,210,384,497],"have":[58,131,279,546],"multiple":[59,387],"transistor":[60,72,106,129,151,176,469],"connection":[61,73,107],"structures":[62,74],"while":[63],"maintaining":[64],"same":[66],"function.":[68],"Since":[69],"those":[70,127,236],"different":[71,76],"represent":[75],"electrical":[77],"circuits,":[78,229],"their":[79],"behaviors,":[81],"especially":[82],"propagation":[83,186],"delays,":[84],"will":[85],"also":[86],"be":[87,243,302],"different.":[88],"Transistor":[89,109],"reordering":[90,110],"is":[91,111,159,191,364,372,405,518],"technique":[93,169,433,456,496,517],"optimize":[95],"by":[103,331,443,557],"determining":[104,174],"good":[105,128],"structures.":[108],"effective":[112,312],"reducing":[114],"delays":[115],"circuit":[118],"with":[119,202,377,390,417,523,551],"nearly":[120],"zero":[121],"penalties.":[122],"However,":[123],"determine":[126],"orders":[130,152,177],"not":[132,233,420,458],"been":[133,280,421,547],"proposed":[134,453,495,514],"literature.":[136],"Previous":[137],"work":[138],"on":[139],"has":[141,316,419],"resort":[143],"running":[145,182,481],"SPICE":[146,183,208,230,486,552],"simulations":[147,209,231,487],"meaningful":[150],"selecting":[154],"best":[156,175],"one,":[157],"which":[158,527],"extremely":[160],"time-consuming.":[161],"This":[162],"dissertation":[163,371],"proposes":[164],"an":[165,429],"efficient":[166,344,430],"accurate":[168,432],"at":[170,222,386],"switch":[171,412],"level":[172,413],"without":[178],"need":[180],"simulations.":[184],"Effective":[185],"delay":[187,214,218,240,252,260,265,270,290,314,345,375,415,437,525],"estimation":[188,241,253,376,416],"gates":[190,293,296,349],"crucial":[192],"many":[194,318],"stages":[195,225],"For":[199,216],"small":[200],"circuits":[201,221],"finalized":[203],"design":[204,224,504],"details":[205,466],"parameters,":[207,464],"provide":[211],"near":[212],"exact":[213],"information.":[215],"estimations":[219],"early":[223],"or":[226],"very":[227],"large":[228],"are":[232,257,297,509],"practical;":[234],"cases,":[237],"instead,":[238],"switch-level":[239,251,338],"should":[242],"used.":[244,510],"To":[245],"facilitate":[246],"development":[248],"tool,":[254],"three":[255],"components":[256],"essential,":[258],"including":[259],"model":[261,266,271,346],"gates,":[264,358,360],"interconnections,":[268],"transmission":[273,295,362],"gates.":[274],"Delay":[275],"models":[276,315,323,526],"interconnections":[278],"extensively":[281],"studied,":[282],"but":[283],"research":[285],"results":[286],"far":[298],"from":[299],"sufficient":[300],"used":[303],"CAD":[305],"tools.":[306],"The":[307,366,397,411],"lack":[308],"simple":[310,342],"led":[317],"researchers":[319],"applying":[321],"unfit":[322],"estimate":[325],"delays.":[327],"embedding":[332],"concepts":[333],"electronic":[335],"theories":[336],"into":[337,499],"piecewise":[339],"analysis,":[340],"general":[351],"types":[352],"(such":[353,467],"as":[354,468],"NAND,":[355],"NOR,":[356],"dynamic":[357],"complex":[359],"gates)":[363],"proposed.":[365],"other":[367],"contribution":[368],"multiple-input":[378],"switching":[379,383,409],"(MIS)":[380],"(where":[381],"signal":[382],"occur":[385],"inputs,":[388],"each":[389],"unique":[392],"slope":[393],"arrival":[395],"time).":[396],"information":[399,441],"provided":[400],"standard":[402,445,501],"cell":[403,446,502],"libraries":[404,508],"usually":[406],"single-input":[408],"(SIS).":[410],"MIS":[418,436,454,515],"sufficiently":[422],"addressed.":[423],"estimating":[435],"given":[438],"SIS":[439,529],"(provide":[442],"all":[444,449],"libraries).":[447],"Unlike":[448],"previous":[450],"work,":[451],"does":[457],"require":[459],"knowledge":[460],"process":[462,540],"technology":[463],"layout":[465],"sizes,":[470],"wire":[471],"sizes/areas,":[472],"intrinsic":[473],"capacitance,":[474],"etc.),":[475],"tedious":[478],"steps":[479],"huge":[483],"number":[484],"prepare":[489],"lookup":[491],"tables.":[492],"Thus,":[493],"fit":[498],"typical":[500],"based":[503],"flow,":[505],"where":[506],"third-party":[507],"addition,":[512],"equally":[519],"valid":[520],"working":[522],"provides":[528],"estimation.":[531],"Numerous":[532],"test":[533],"cases":[534],"over":[535],"wide":[537],"range":[538],"technologies":[541],"(250,":[542],"130,":[543],"50nm)":[545],"experimented":[548],"compared":[550],"simulation":[553],"results.":[554],"(Abstract":[555],"shortened":[556],"UMI.)":[558]},"counts_by_year":[],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}