{"id":"https://openalex.org/W344201826","doi":null,"title":"An efficient low-power buffer insertion with time and area constraints","display_name":"An efficient low-power buffer insertion with time and area constraints","publication_year":2010,"publication_date":"2010-07-22","ids":{"openalex":"https://openalex.org/W344201826","mag":"344201826"},"language":"en","primary_location":{"id":"mag:344201826","doi":null,"is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=1863253.1863260","pdf_url":null,"source":{"id":"https://openalex.org/S4306419187","display_name":"International Conference on Circuits","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Circuits","raw_type":null},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059830564","display_name":"Ali Mahdoum","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"A. Mahdoum","raw_affiliation_strings":["Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004087261","display_name":"R. Benmadache","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"R. Benmadache","raw_affiliation_strings":["Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044013044","display_name":"Amel Chenouf","orcid":"https://orcid.org/0000-0002-7707-904X","observed_orcids":["https://orcid.org/0000-0002-7707-904X"]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Amel Chenouf","raw_affiliation_strings":["Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046752508","display_name":"Mohamed L. Berrandjia","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Mohamed L. Berrandjia","raw_affiliation_strings":["Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Microelectronics and Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria#TAB#","institution_ids":["https://openalex.org/I4210102186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210102186"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.00670586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9214000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9214000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.05510000139474869,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.011800000444054604,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/buffer-insertion","display_name":"buffer insertion","score":0.996999979019165},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7590000033378601},{"id":"https://openalex.org/keywords/interconnect-delay","display_name":"interconnect delay","score":0.9269999861717224},{"id":"https://openalex.org/keywords/power-constraints","display_name":"power constraints","score":0.6050000190734863},{"id":"https://openalex.org/keywords/area-constraints","display_name":"area constraints","score":0.9959999918937683},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"genetic algorithm","score":0.8999999761581421},{"id":"https://openalex.org/keywords/device-scaling","display_name":"device scaling","score":0.7009999752044678}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7486307621002197},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6360705494880676},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6323471069335938},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6072112917900085},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6024327874183655},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5957746505737305},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.48718422651290894},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42586612701416016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40426719188690186},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36337924003601074},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32313746213912964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20138928294181824},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16201716661453247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08366218209266663},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:344201826","doi":null,"is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=1863253.1863260","pdf_url":null,"source":{"id":"https://openalex.org/S4306419187","display_name":"International Conference on Circuits","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Circuits","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1543015199","https://openalex.org/W1792220613","https://openalex.org/W1964625979","https://openalex.org/W1990773510","https://openalex.org/W1991727477","https://openalex.org/W1992431113","https://openalex.org/W2002252750","https://openalex.org/W2010635096","https://openalex.org/W2011039300","https://openalex.org/W2014544832","https://openalex.org/W2057653765","https://openalex.org/W2081010844","https://openalex.org/W2105625331","https://openalex.org/W2116824465","https://openalex.org/W2146169157","https://openalex.org/W2149533811","https://openalex.org/W2150811880","https://openalex.org/W2153388373","https://openalex.org/W2154289244","https://openalex.org/W2166475245","https://openalex.org/W2168674602","https://openalex.org/W2169278276","https://openalex.org/W2180582810","https://openalex.org/W3140851521"],"related_works":["https://openalex.org/W2011810085","https://openalex.org/W1992431113","https://openalex.org/W2533654769","https://openalex.org/W2151598461","https://openalex.org/W1967474595","https://openalex.org/W2123316553","https://openalex.org/W2607322714","https://openalex.org/W7099375547","https://openalex.org/W2149533811","https://openalex.org/W2397156843"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"has":[2,31],"resulted":[3],"in":[4,22],"interconnect":[5,53],"delay":[6,54],"increasing":[7],"significantly.":[8],"Buffer-insertion":[9],"is":[10],"a":[11,23,33,46],"well-known":[12],"technique":[13],"to":[14,45],"reduce":[15],"wire":[16],"delays":[17],"of":[18,29,39,42],"critical":[19,34],"signal":[20],"nets":[21],"circuit.":[24],"However,":[25],"the":[26,37,40,52],"power":[27,58],"consumption":[28],"buffers":[30],"become":[32],"concern":[35],"with":[36],"increase":[38],"number":[41],"buffers.":[43],"Thanks":[44],"genetic-based":[47],"algorithm,":[48],"our":[49],"work":[50],"addresses":[51],"problem":[55],"while":[56],"meeting":[57],"and":[59],"area":[60],"constraints.":[61]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}