{"id":"https://openalex.org/W3213267441","doi":null,"title":"Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller","display_name":"Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3213267441","mag":"3213267441"},"language":"en","primary_location":{"id":"mag:3213267441","doi":null,"is_oa":false,"landing_page_url":"http://eprints.utm.my/id/eprint/92997/","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064630911","display_name":"Mohammed Isam Eldin Hassan Mohammed","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mohammed Isam Eldin Hassan Mohammed","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5064630911"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.48750001192092896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.48750001192092896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.4336000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.05719999969005585,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.6980000138282776},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"loop unrolling","score":0.8379999995231628},{"id":"https://openalex.org/keywords/pipelining","display_name":"pipelining","score":0.9860000014305115},{"id":"https://openalex.org/keywords/hardware-software-performance-comparison","display_name":"hardware-software performance comparison","score":0.6449999809265137},{"id":"https://openalex.org/keywords/low-power-hardware-design","display_name":"low-power hardware design","score":0.6890000104904175},{"id":"https://openalex.org/keywords/systemverilog","display_name":"SystemVerilog","score":0.6019999980926514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8130887746810913},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7356711030006409},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6094036102294922},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.5655658841133118},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5366479754447937},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5297347903251648},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5290065407752991},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5274111032485962},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.503802478313446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49604400992393494},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.469115287065506},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.45462656021118164},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4256019592285156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34179145097732544},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.328538715839386},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.16175320744514465},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13227400183677673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09717696905136108},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:3213267441","doi":null,"is_oa":false,"landing_page_url":"http://eprints.utm.my/id/eprint/92997/","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1968422655","https://openalex.org/W2009832130","https://openalex.org/W2094756095","https://openalex.org/W2097117768","https://openalex.org/W2112796928","https://openalex.org/W2117696986","https://openalex.org/W2152839228","https://openalex.org/W2194775991","https://openalex.org/W2512630954","https://openalex.org/W2733902982","https://openalex.org/W2786055572"],"related_works":["https://openalex.org/W7104384266","https://openalex.org/W2921578429","https://openalex.org/W3116497574","https://openalex.org/W3116557650","https://openalex.org/W2994703065","https://openalex.org/W6947299518","https://openalex.org/W4407435173","https://openalex.org/W4383560186","https://openalex.org/W7154966571","https://openalex.org/W4366779911"],"abstract_inverted_index":{"Convolution":[0],"Neural":[1],"Network":[2],"(CNN)":[3],"is":[4,12,24,100,104,156,167,181],"a":[5,57,69,170,195],"special":[6],"kind":[7],"of":[8,17,32,97,111,117,203],"neural":[9],"network":[10],"that":[11,53,74,101,108],"inspired":[13],"by":[14],"the":[15,33,76,102,109,112,115,119,151,184,200],"behaviour":[16],"optic":[18],"nerves":[19],"in":[20,56,158,189],"living":[21],"creatures.":[22],"CNN":[23,45,71,177],"gaining":[25],"more":[26,28],"and":[27,39,50,63,83,130,147,166,213],"attention":[29],"nowadays":[30],"because":[31],"increased":[34],"demand":[35],"for":[36,125],"high":[37],"speed":[38,207],"lowcost":[40],"synthetic":[41],"vision":[42],"systems.":[43],"However,":[44],"can":[46],"be":[47,61],"both":[48],"compute-":[49],"memoryintensive.":[51],"For":[52],"reason,":[54],"implementation":[55],"general-purpose":[58],"processor":[59],"will":[60],"slow":[62],"inefficient.":[64],"Therefore,":[65],"this":[66,98],"project":[67,99],"proposes":[68],"flexible":[70,105],"hardware":[72,137],"accelerator":[73,103,113,134,155,193],"targets":[75],"Field":[77],"Programmable":[78],"Gate":[79],"Array":[80],"(FPGA)":[81],"platform":[82],"features":[84],"an":[85],"optimized":[86,144],"memory":[87,92,145],"controller":[88],"to":[89,123,149,199,205],"reduce":[90],"redundancy":[91],"access.":[93],"The":[94,133,154,191],"main":[95],"advantage":[96],"-":[106],"meaning":[107],"user":[110],"has":[114],"capability":[116],"modifying":[118],"architecture":[120],"using":[121,162,169],"parameterization":[122],"optimize":[124],"execution":[126],"speed,":[127],"resource":[128,211],"utilization,":[129],"power":[131],"consumption.":[132],"employs":[135],"various":[136],"design":[138],"techniques":[139],"like":[140],"loop":[141],"unrolling,":[142],"pipelining,":[143],"controller,":[146],"others":[148],"achieve":[150],"targeted":[152],"performance.":[153],"written":[157],"System":[159],"Verilog":[160],"language":[161],"Xilinx\u2019s":[163],"Vivado":[164],"software":[165,201],"tested":[168],"single":[171],"convolution":[172,186],"layer":[173,187],"from":[174],"several":[175],"selected":[176],"architectures.":[178],"Then,":[179],"it":[180],"compared":[182,198],"against":[183],"same":[185],"implemented":[188],"Matlab.":[190],"proposed":[192],"shows":[194],"huge":[196],"speedup":[197],"counterpart":[202],"up":[204,208],"4251X":[206],"with":[209],"reasonable":[210],"utilization":[212],"consumes":[214],"only":[215],"0.27":[216],"W":[217],"per":[218],"layer.":[219]},"counts_by_year":[],"updated_date":"2025-11-06T04:12:42.849631","created_date":"2021-11-22T00:00:00"}