{"id":"https://openalex.org/W3209250028","doi":null,"title":"E\u00b1cient Architecture for 2-Dimensional DiscreteWavelet Transform with Novel Lifting Algorithm","display_name":"E\u00b1cient Architecture for 2-Dimensional DiscreteWavelet Transform with Novel Lifting Algorithm","publication_year":2010,"publication_date":"2010-01-05","ids":{"openalex":"https://openalex.org/W3209250028","mag":"3209250028"},"language":"en","primary_location":{"id":"mag:3209250028","doi":null,"is_oa":false,"landing_page_url":"http://cje.ejournal.org.cn/article/id/4869","pdf_url":null,"source":{"id":"https://openalex.org/S144330684","display_name":"Chinese Journal of Electronics","issn_l":"1022-4653","issn":["1022-4653","2075-5597"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","norway-1","oarl","poland-40","russia-white-list-3"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Chinese Journal of Electronics","raw_type":null},"parent_works":[],"lineage":["https://openalex.org/W3209250028"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115076700","display_name":"Chao Wang","orcid":"https://orcid.org/0000-0003-4887-923X","observed_orcids":["https://orcid.org/0000-0003-4887-923X","https://orcid.org/0009-0004-9858-2500","https://orcid.org/0000-0002-1858-1005"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Peng Cao","orcid":"https://orcid.org/0000-0001-6390-6852","observed_orcids":["https://orcid.org/0000-0001-6390-6852"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-6390-6852","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2980,"currency":"USD","value_usd":2980},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"1","first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.01679999940097332,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/2d-discrete-wavelet-transform","display_name":"two-dimensional wavelet transform","score":0.9900000095367432},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"lifting scheme","score":0.8859999775886536},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.7799999713897705},{"id":"https://openalex.org/keywords/on-chip-memory-reduction","display_name":"on-chip memory reduction","score":0.9179999828338623},{"id":"https://openalex.org/keywords/9-7-filter","display_name":"9/7 filter","score":0.9229999780654907},{"id":"https://openalex.org/keywords/roundoff-noise","display_name":"roundoff noise","score":0.765999972820282},{"id":"https://openalex.org/keywords/image-compression-hardware","display_name":"image compression hardware","score":0.49900001287460327},{"id":"https://openalex.org/keywords/cmos-implementation","display_name":"CMOS implementation","score":0.7179999947547913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7142634391784668},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.600174605846405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5928130149841309},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5241435170173645},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49919772148132324},{"id":"https://openalex.org/C2775941181","wikidata":"https://www.wikidata.org/wiki/Q861004","display_name":"Image processor","level":4,"score":0.4430297017097473},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.44015058875083923},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4294251799583435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3671191930770874},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.2851283550262451},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2623857259750366},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.2475009560585022},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.19567814469337463},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1834222972393036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:3209250028","doi":null,"is_oa":false,"landing_page_url":"http://cje.ejournal.org.cn/article/id/4869","pdf_url":null,"source":{"id":"https://openalex.org/S144330684","display_name":"Chinese Journal of Electronics","issn_l":"1022-4653","issn":["1022-4653","2075-5597"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","norway-1","oarl","poland-40","russia-white-list-3"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Chinese Journal of Electronics","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2110729789","https://openalex.org/W2009568731","https://openalex.org/W2025954340","https://openalex.org/W2101595732","https://openalex.org/W1983431527","https://openalex.org/W2534339533","https://openalex.org/W2154552526","https://openalex.org/W1520767702","https://openalex.org/W2364010032","https://openalex.org/W2128217271"],"abstract_inverted_index":{"In":[0],"commonly-used":[1],"line-based":[2,94],"implementa-":[3,115],"tion":[4,116],"for":[5,132],"Two-dimensional":[6],"Discrete":[7],"wavelet":[8],"transform":[9],"(2D":[10],"DWT),":[11],"data":[12,29,56,118],"bu\u00aeer":[13],"is":[14,57,96,130],"required":[15,131],"between":[16],"the":[17,22,28,36,49,75,114,149,161],"row":[18,65],"DWT":[19,24,101,146],"processor":[20,25,66],"and":[21,43,67,88,109,154,167,185],"column":[23,68],"to":[26,98,207],"reorder":[27],"\u00b0ow":[30],"into":[31],"consistent":[32],"sequence,":[33],"which":[34,195],"increases":[35],"on-":[37],"chip":[38],"memory":[39,111,129,153,165],"size,":[40],"output":[41,136,155],"latency":[42,137,156],"control":[44],"complex-":[45],"ity.":[46],"Based":[47],"on":[48,103],"proposed":[50],"Decomposed":[51],"lifting":[52],"algorithm":[53],"(DLA),":[54],"image":[55,204],"processed":[58],"in":[59,64,83,174,191,212],"raster":[60],"scan":[61],"manner":[62],"both":[63],"processor.":[69],"Theoretical":[70],"anal-":[71],"ysis":[72],"indicates":[73],"that":[74],"precision":[76],"of":[77,85,117,138,151],"DLA":[78,104],"outperforms":[79],"other":[80],"lifting-based":[81],"algorithms":[82],"terms":[84],"round-o\u00ae":[86],"noise":[87],"in-":[89],"ternal":[90],"word-length.":[91],"An":[92],"e\u00b1cient":[93],"architecture":[95],"designed":[97],"perform":[99,197],"2D":[100,145],"based":[102],"with":[105,135,143,180,203],"high":[106],"per-":[107],"formance":[108],"low":[110],"by":[112],"eliminating":[113],"bu\u00aeer.":[119],"For":[120],"an":[121],"N":[122,124],"\u00a3":[123,209],"image,":[125],"only":[126],"4N":[127],"internal":[128],"9/7":[133],"\u00aflter":[134],"2N":[139],"clock":[140],"cycles.":[141],"Compared":[142],"related":[144],"archi-":[147],"tectures,":[148],"size":[150],"on-chip":[152],"are":[157],"reduced":[158],"signi\u00afcantly":[159],"under":[160,218],"same":[162],"arithmetic":[163],"cost,":[164],"bandwidth":[166],"timing":[168],"constraint.":[169],"This":[170],"design":[171],"was":[172],"implemented":[173],"SMIC":[175],"0.18\u00b9m":[176],"CMOS":[177],"logic":[178],"fabrication":[179],"32K":[181],"bits":[182],"dual-port":[183],"RAM":[184],"20K":[186],"equivalent":[187],"2-input":[188],"NAND":[189],"gates":[190],"a":[192],"1.2mm\u00a31.1mm":[193],"die,":[194],"can":[196],"5-level":[198],"Mallat":[199],"decomposition":[200],"at":[201],"36.17frames/s":[202],"resolution":[205],"up":[206],"1920":[208],"1080":[210],"pixels":[211],"YUV422":[213],"full":[214],"color":[215],"format":[217],"100MHz.":[219]},"counts_by_year":[],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2021-11-08T00:00:00"}