{"id":"https://openalex.org/W3206624709","doi":"https://doi.org/10.1109/jssc.2021.3117260","title":"Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation","display_name":"Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation","publication_year":2021,"publication_date":"2021-10-14","ids":{"openalex":"https://openalex.org/W3206624709","doi":"https://doi.org/10.1109/jssc.2021.3117260","mag":"3206624709"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3117260","doi":"https://doi.org/10.1109/jssc.2021.3117260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3117260","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005131373","display_name":"Xu Bai","orcid":"https://orcid.org/0000-0002-7478-8705","observed_orcids":["https://orcid.org/0000-0002-7478-8705"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu Bai","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":"https://orcid.org/0000-0002-7478-8705","affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061572817","display_name":"Naoki Banno","orcid":"https://orcid.org/0000-0003-0052-2434","observed_orcids":["https://orcid.org/0000-0003-0052-2434"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Naoki Banno","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112239308","display_name":"Makoto Miyamura","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Makoto Miyamura","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075000622","display_name":"Ryusuke Nebashi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ryusuke Nebashi","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100846459","display_name":"Koichiro Okamoto","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koichiro Okamoto","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049101351","display_name":"Hideaki Numata","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hideaki Numata","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112420175","display_name":"Noriyuki Iguchi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Noriyuki Iguchi","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108","observed_orcids":["https://orcid.org/0000-0002-0377-2108","https://orcid.org/0000-0002-3819-4504"]},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111921651","display_name":"Tadahiko Sugibayashi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tadahiko Sugibayashi","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109333465","display_name":"Toshitsugu Sakamoto","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Toshitsugu Sakamoto","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066870244","display_name":"Munehiro Tada","orcid":"https://orcid.org/0000-0002-1015-2222","observed_orcids":["https://orcid.org/0000-0002-1015-2222"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Munehiro Tada","raw_affiliation_strings":["NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoBridge Semiconductor, Inc., Tsukuba, Ibaraki, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.4405,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.51788645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"57","issue":"7","first_page":"2250","last_page":"2262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6685000061988831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6685000061988831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.18199999630451202,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04019999876618385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"non-volatile memory","score":0.8019999861717224},{"id":"https://openalex.org/keywords/atomic-switch","display_name":"atomic switch","score":0.5440000295639038},{"id":"https://openalex.org/keywords/signal-routing","display_name":"signal routing","score":0.5249999761581421},{"id":"https://openalex.org/keywords/logic-density","display_name":"logic density","score":0.6449999809265137},{"id":"https://openalex.org/keywords/standby-power","display_name":"standby power","score":0.7160000205039978},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8510000109672546},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.8149999976158142}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6760255098342896},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6004992723464966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5430880784988403},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45540130138397217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4307674169540405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3496628701686859}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3117260","doi":"https://doi.org/10.1109/jssc.2021.3117260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3117260","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7207000255584717,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[{"id":"https://openalex.org/G1687026491","display_name":null,"funder_award_id":"JPMJCR1432","funder_id":"https://openalex.org/F4320338075","funder_display_name":"Core Research for Evolutional Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W1825947767","https://openalex.org/W1970809418","https://openalex.org/W1977773606","https://openalex.org/W1977850862","https://openalex.org/W2001824086","https://openalex.org/W2014316444","https://openalex.org/W2029043133","https://openalex.org/W2035847677","https://openalex.org/W2042507899","https://openalex.org/W2044973270","https://openalex.org/W2049121968","https://openalex.org/W2054240302","https://openalex.org/W2072866522","https://openalex.org/W2076613578","https://openalex.org/W2082974756","https://openalex.org/W2105011467","https://openalex.org/W2118430498","https://openalex.org/W2118995854","https://openalex.org/W2120452158","https://openalex.org/W2120544688","https://openalex.org/W2127593208","https://openalex.org/W2138840350","https://openalex.org/W2142642265","https://openalex.org/W2155586222","https://openalex.org/W2289018768","https://openalex.org/W2289614226","https://openalex.org/W2331875553","https://openalex.org/W2411782263","https://openalex.org/W2566594221","https://openalex.org/W2586194021","https://openalex.org/W2744530947","https://openalex.org/W2763781266","https://openalex.org/W2789805214","https://openalex.org/W2790748426","https://openalex.org/W2898878850","https://openalex.org/W2898977815","https://openalex.org/W2907463061","https://openalex.org/W2933487168","https://openalex.org/W2946063265","https://openalex.org/W2951899000","https://openalex.org/W2956120940","https://openalex.org/W2967487348","https://openalex.org/W2969022257","https://openalex.org/W2982543927","https://openalex.org/W2987046939","https://openalex.org/W2995934438","https://openalex.org/W3015578669","https://openalex.org/W3019884349","https://openalex.org/W3035877890","https://openalex.org/W3109843398","https://openalex.org/W4206262605","https://openalex.org/W4235333556","https://openalex.org/W6661650726","https://openalex.org/W6680962122","https://openalex.org/W6742600754","https://openalex.org/W6756106094","https://openalex.org/W6776260787"],"related_works":["https://openalex.org/W4293054451","https://openalex.org/W3015578669","https://openalex.org/W3109843398","https://openalex.org/W2052537456","https://openalex.org/W3183884886","https://openalex.org/W4311595311","https://openalex.org/W2534752247","https://openalex.org/W3094358824","https://openalex.org/W2127593208","https://openalex.org/W4386948654"],"abstract_inverted_index":{"Offering":[0],"a":[1,84,170],"combination":[2],"of":[3,19,49,141],"low":[4,43],"latency,":[5],"high":[6,110],"energy-efficiency,":[7],"and":[8,42,52,104,129,147,161],"flexibility,":[9],"field-programmable":[10],"gate":[11],"arrays":[12],"(FPGAs)":[13],"suit":[14],"applications":[15],"ranging":[16],"from":[17],"Internet":[18],"Things":[20],"(IoT)":[21],"computing":[22,108],"to":[23,47,68],"artificial":[24],"intelligence":[25],"(AI).":[26],"The":[27,113],"conventional":[28],"static":[29],"random":[30],"access":[31,74,179],"memory":[32,66,79],"(SRAM)":[33],"FPGAs":[34],"face":[35],"severe":[36],"challenges":[37],"including":[38],"large":[39,85],"standby":[40,70],"power":[41,71],"logic":[44,107,111],"density":[45],"due":[46],"utilization":[48],"SRAM":[50],"cell":[51,80],"MOS":[53],"switch":[54],"for":[55,77,109,126,133,183],"signal":[56,102,127],"routing.":[57],"In":[58,88],"response,":[59],"researchers":[60],"have":[61],"introduced":[62],"emerging":[63],"non-volatile":[64],"(NV)":[65],"technologies":[67],"solve":[69],"issues.":[72],"However,":[73],"transistors":[75],"used":[76],"NV":[78,94],"configuration":[81],"still":[82],"consume":[83],"silicon":[86],"area.":[87],"this":[89],"article,":[90],"we":[91],"introduce":[92],"an":[93],"via-switch":[95],"(VS)":[96],"FPGA":[97,175],"featuring":[98],"fully":[99],"back-end-of-line":[100],"(BEOL)":[101],"routing":[103,128],"front-end-of-line":[105],"(FEOL)":[106],"density.":[112],"VS":[114],"fabricated":[115],"in":[116,167,176],"BEOL":[117],"is":[118,181],"constructed":[119],"by":[120,151],"two":[121,130],"Cu":[122],"atom":[123],"switches":[124],"(ASs)":[125],"a-Si/SiN/a-Si":[131],"varistors":[132],"AS":[134,173],"configuration.":[135,186],"We":[136],"demonstrate":[137],"the":[138,142],"first":[139],"implementation":[140],"VS-FPGA":[143],"at":[144],"65-nm":[145],"node":[146],"evaluate":[148],"its":[149],"performance":[150],"various":[152],"basic":[153],"applications.":[154],"2.6$\\times":[155],"$logic":[156],"density,":[157],"1.5$\\times":[158],"$energy":[159],"efficiency,":[160],"1.4$\\times":[162],"$operation":[163],"speed":[164],"are":[165],"achieved":[166],"comparison":[168],"with":[169],"previous":[171],"complementary":[172],"(CAS)":[174],"which":[177],"one":[178],"transistor":[180],"necessary":[182],"each":[184],"CAS":[185]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2021-10-25T00:00:00"}